Patents by Inventor Yukihiro Nagai
Yukihiro Nagai has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).
-
Publication number: 20180254278Abstract: A semiconductor structure for a memory device includes a substrate including a memory cell region and a peripheral circuit region defined thereon, at least an active region formed in the peripheral circuit region, a buried gate structure formed in the active region in the peripheral circuit region, a conductive line structure formed on the buried gate structure, and at least a bit line contact plug formed in the memory cell region.Type: ApplicationFiled: March 21, 2017Publication date: September 6, 2018Inventor: Yukihiro Nagai
-
Patent number: 10049765Abstract: A dynamic random access memory (DRAM) has a main memory cell array and a redundant component unit. The redundant component unit includes a plurality of e-fuses and a latch region. The plurality of the e-fuses are arranged into a first e-fuse part and a second e-fuse part, wherein the first e-fuse part is used to store address information of a fault memory cell in the main memory cell array and the second e-fuse part is used as a plurality of capacitors. The latch region includes a plurality of latches used to store the address information of the fault memory cell stored in the first e-fuse part, wherein the plurality of the capacitors of the second e-fuse part are respectively coupled to the plurality of the latches to provide a capacitance value for an input/output (I/O) endpoint of each of the latches.Type: GrantFiled: March 20, 2017Date of Patent: August 14, 2018Assignees: United Microelectronics Corp., Fujian Jinhua Integrated Circuit Co., Ltd.Inventor: Yukihiro Nagai
-
Publication number: 20180190661Abstract: A method for fabricating semiconductor device includes the steps of: forming a trench in a substrate; performing an ion implantation process to implant ions into the substrate underneath the trench; performing an in-situ steam generation (ISSG) process to form a gate dielectric layer in the trench; forming a gate electrode on the gate dielectric layer; and forming a doped region in the substrate adjacent to two sides of the gate electrode.Type: ApplicationFiled: December 27, 2017Publication date: July 5, 2018Inventors: Yung-Ming Wang, Li-Wei Liu, Shu-Yen Chan, Yukihiro Nagai, Tien-Chen Chan, Ger-Pin Lin
-
Publication number: 20180182469Abstract: A dynamic random access memory (DRAM) has a main memory cell array and a redundant component unit. The redundant component unit includes a plurality of e-fuses and a latch region. The plurality of the e-fuses are arranged into a first e-fuse part and a second e-fuse part, wherein the first e-fuse part is used to store address information of a fault memory cell in the main memory cell array and the second e-fuse part is used as a plurality of capacitors. The latch region includes a plurality of latches used to store the address information of the fault memory cell stored in the first e-fuse part, wherein the plurality of the capacitors of the second e-fuse part are respectively coupled to the plurality of the latches to provide a capacitance value for an input/output (I/O) endpoint of each of the latches.Type: ApplicationFiled: March 20, 2017Publication date: June 28, 2018Applicants: United Microelectronics Corp., Fujian Jinhua Integrated Circuit Co., Ltd.Inventor: Yukihiro Nagai
-
Publication number: 20180083012Abstract: An electric fuse structure is disclosed. The electric fuse preferably includes a substrate and a stacked capacitor on the substrate. Preferably, the stacked capacitor further includes: two or more bottom electrodes on the substrate; a capacitor dielectric layer on the two or more bottom electrodes; and a top electrode on the capacitor dielectric layer.Type: ApplicationFiled: November 30, 2016Publication date: March 22, 2018Inventor: Yukihiro Nagai
-
Patent number: 9922982Abstract: An electric fuse structure is disclosed. The electric fuse preferably includes a substrate and a stacked capacitor on the substrate. Preferably, the stacked capacitor further includes: two or more bottom electrodes on the substrate; a capacitor dielectric layer on the two or more bottom electrodes; and a top electrode on the capacitor dielectric layer.Type: GrantFiled: November 30, 2016Date of Patent: March 20, 2018Assignees: UNITED MICROELECTRONICS CORP., Fujian Jinhua Integrated Circuit Co., Ltd.Inventor: Yukihiro Nagai
-
Patent number: 9899402Abstract: A cheap and high performance 1.5 transistor-type flash memory highly compatible externally of a memory region has a sacrifice film formed on a substrate. A U-shaped groove is formed on the sacrifice film, where multiple insulating films are laminated. The multiple insulating films includes a silicon nitride film as a charge storage layer. Low resistive material is disposed on the multiple insulating films to form a control gate. The select gate is formed on the insulating film on a side of the control gate in a self-aligned manner. Semiconductor regions opposite in conductivity to the substrate on both sides of the adjoining control gate and the select gate form a source and a drain, respectively. Thus, a 1.5 transistor-type flash memory is formed with the adjoining control gate and the select gate between the source and the drain.Type: GrantFiled: January 23, 2017Date of Patent: February 20, 2018Assignee: IM Solution Co., Ltd.Inventors: Te-Chang Tseng, Yukihiro Nagai, Riichiro Shirota, Hiroshi Watanabe
-
Publication number: 20180019206Abstract: A method for fabricating semiconductor device is disclosed. First, a substrate is provided, and first fuse branches and second fuse branches are formed in the substrate, in which the first fuse branches and the second fuse branches are separated by a shallow trench isolation (STI) and the second fuse branches include different sizes. Next, fuse elements are formed to connect the first fuse branches and the second fuse branches.Type: ApplicationFiled: September 26, 2016Publication date: January 18, 2018Inventor: Yukihiro Nagai
-
Publication number: 20170221916Abstract: A cheap and high performance 1.5 transistor-type flash memory highly compatible to external of memory region is provided. The flash memory has sacrifice film formed on substrate. U-shaped groove is formed on sacrifice film, where multiple insulating film is laminated. Multiple insulating film includes silicon nitride film as charge storage layer. Low resistive material is disposed on multiple insulating film to form control gate. Select gate is formed on insulating film on side of control gate in self-aligned manner. Semiconductor regions opposite in conductivity to substrate on both sides of adjoining control gate and select gate to form source and drain, respectively. Thus, a 1.5 transistor-type flash memory is formed with adjoining control gate and select gate between source and drain. In MOS-type transistor with control gate, threshold voltage is changeable according to injection/emission of charge to silicon nitride as charge storage layer, and thus work as non-volatile memory.Type: ApplicationFiled: January 23, 2017Publication date: August 3, 2017Inventors: Te-Chang Tseng, Yukihiro Nagai, Riichiro Shirota, Hiroshi Watanabe
-
Patent number: 9576963Abstract: A manufacturing method of a vertical channel transistor array is provided. The method includes following steps. A plurality of embedded word lines are formed at bottoms of trenches, and each of the embedded word lines is located at a first side wall of one of the trenches and connected to first sides of the semiconductor pillars in the same row. Each of the embedded word lines is not connected to second sides of the semiconductor pillars in the same row, and the first sides are opposite to the second sides. Only one embedded word line is correspondingly connected to the semiconductor pillars arranged in one row. An isolation structure is formed between a second side wall of each of the trenches and each of the embedded word lines. The first side wall is opposite to the second side wall.Type: GrantFiled: May 6, 2014Date of Patent: February 21, 2017Assignee: Powerchip Technology CorporationInventor: Yukihiro Nagai
-
Patent number: 9536890Abstract: A flash memory disposed on a substrate is provided. The flash memory includes a semiconductor transistor including stacked gate structures, lightly doped regions and spacers. The stacked gate structures include a gate dielectric layer, a first conductive layer, a dielectric layer and a second conductive layer sequentially disposed on the substrate. The dielectric layer has an opening there around such that the first conductive layer electrically connects with the second conductive layer. The lightly doped regions are disposed in the substrate under the opening at sides of the stacked gate structures. The spacers are disposed on sidewalls of the stacked gate structures. A width of spacers is adjusted by controlling a height of the first conductive layer under the opening. The lightly doped regions are disposed by using the dielectric layer as a mask layer, so as to gain margins of the lightly doped regions for good electrical properties.Type: GrantFiled: April 1, 2015Date of Patent: January 3, 2017Assignee: Powerchip Technology CorporationInventor: Yukihiro Nagai
-
Patent number: 9484349Abstract: A static random access memory (SRAM) including at least a SRAM cell is provided. A gate layout of the SRAM cell includes first to fourth strip doped regions, a recessed gate line and first and second gate lines. The first to fourth strip doped regions are disposed in the substrate in order and separated from each other. The recessed gate line intersects the first to fourth strip doped regions. The first to fourth strip doped regions are disconnected at intersections with the recessed gate line. The first gate line intersects the first and the second strip doped regions. The first and the second strip doped regions are disconnected at intersections with the first gate line. The second gate line intersects the third the fourth strip doped regions. The third and the fourth strip dopeds region are disconnected at intersections with the second gate line.Type: GrantFiled: October 28, 2015Date of Patent: November 1, 2016Assignee: Powerchip Technology CorporationInventor: Yukihiro Nagai
-
Publication number: 20160293616Abstract: A flash memory disposed on a substrate is provided. The flash memory includes a semiconductor transistor including stacked gate structures, lightly doped regions and spacers. The stacked gate structures include a gate dielectric layer, a first conductive layer, a dielectric layer and a second conductive layer sequentially disposed on the substrate. The dielectric layer has an opening there around such that the first conductive layer electrically connects with the second conductive layer. The lightly doped regions are disposed in the substrate under the opening at sides of the stacked gate structures. The spacers are disposed on sidewalls of the stacked gate structures. A width of spacers is adjusted by controlling a height of the first conductive layer under the opening. The lightly doped regions are disposed by using the dielectric layer as a mask layer, so as to gain margins of the lightly doped regions for good electrical properties.Type: ApplicationFiled: April 1, 2015Publication date: October 6, 2016Inventor: Yukihiro Nagai
-
Publication number: 20150340427Abstract: A capacitor structure including at least one capacitor unit is provided. The capacitor unit includes a dielectric layer, an inner metal layer and an outer metal layer. The inner metal layer is disposed in the dielectric layer. The outer metal layer is disposed in the dielectric layer and surrounds the inner metal layer. The outer metal layer includes a first metal layer, two second metal layers and a third metal layer. The first metal layer is disposed under the inner metal layer. The second metal layers are disposed at two sides of the inner metal layer, and lower surfaces of the second metal layers are located equal to or below a lower surface of the inner metal layer. The third metal layer is disposed over the inner metal layer and connects to the second metal layers.Type: ApplicationFiled: September 26, 2014Publication date: November 26, 2015Inventors: Yukihiro Nagai, Hui-Huang Chen, Ching-Hua Chen, Ying-Chia Lin
-
Publication number: 20150255614Abstract: A split gate flash memory is provided. A device isolation structure is disposed in a substrate to define an active area. A first doping region and a second doping region are respectively disposed in an active area of the substrate. A select gate is disposed in a trench in the substrate, and a side of the select gate is adjacent to the first doping region. A gate dielectric layer is disposed between the select gate and the substrate. A floating gate is disposed on the substrate, a side of the floating gate overlaps to the second doping region, and a portion of the floating gate is disposed on the select gate. An inter-gate dielectric layer is disposed between the floating gate and the select gate and between the floating gate and the substrate.Type: ApplicationFiled: March 5, 2014Publication date: September 10, 2015Applicant: Powerchip Technology CorporationInventors: Yukihiro Nagai, Ikuo Kurachi
-
Patent number: 8956961Abstract: A semiconductor device includes: a substrate having a base and an array of semiconductor pillars extending from the base, the substrate being formed with a plurality of trenches, each of which extends into the base and has two opposing trench side walls; a first insulative liner layer formed on each of the trench side walls of each of the trenches and divided into upper and lower segments by a gap that leaves a bit-forming surface of each of the trench side walls uncovered by the first insulative liner layer; and a plurality of buried bit lines, each of which extends into the base from the bit-forming surface of a respective one of the trench side walls of each of the trenches.Type: GrantFiled: March 9, 2012Date of Patent: February 17, 2015Assignee: Rexchip Electronics CorporationInventors: Kazuaki Takesako, Wen-Kuei Hsu, Yoshinori Tanaka, Yukihiro Nagai, Chih-Wei Hsiung, Hirotake Fujita, Tomohiro Kadoya, Wei-Chih Liu, Hsuan-Yu Fang, Yu-Ling Huang, Meng-Hsien Chen, Chun-Chiao Tseng, Chung-Yung Ai, Yu-Shan Hsu, Wei-Che Chang, Chun-Hua Huang
-
Patent number: 8846485Abstract: A method for manufacturing a capacitor bottom electrode of a dynamic random access memory is provided. The method comprises providing a substrate having a memory cell region and forming a polysilicon template layer on the memory cell region of the substrate. A supporting layer is formed on the polysilicon template layer and plural openings penetrating through the supporting layer and the polysilicon template layer are formed and a liner layer is formed on at least a portion of the polysilicon template layer exposed by the openings. A conductive layer substantially conformal to the substrate is formed on the substrate. A portion of the conductive layer on the supporting layer is removed so as to form plural capacitor bottom electrodes. Using the polysilicon template layer, the openings with relatively better profiles are formed and the dimension of the device can be decreased.Type: GrantFiled: July 15, 2010Date of Patent: September 30, 2014Assignee: Powerchip Technology CorporationInventors: Heiji Kobayashi, Yukihiro Nagai
-
Publication number: 20140256104Abstract: A manufacturing method of a vertical channel transistor array is provided. The method includes following steps. A plurality of embedded word lines are formed at bottoms of trenches, and each of the embedded word lines is located at a first side wall of one of the trenches and connected to first sides of the semiconductor pillars in the same row. Each of the embedded word lines is not connected to second sides of the semiconductor pillars in the same row, and the first sides are opposite to the second sides. Only one embedded word line is correspondingly connected to the semiconductor pillars arranged in one row. An isolation structure is formed between a second side wall of each of the trenches and each of the embedded word lines. The first side wall is opposite to the second side wall.Type: ApplicationFiled: May 6, 2014Publication date: September 11, 2014Applicant: Powerchip Technology CorporationInventor: Yukihiro Nagai
-
Patent number: 8786014Abstract: A vertical channel transistor array includes a plurality of embedded bit lines, a plurality of bit line contacts, a plurality of embedded word lines, and a current leakage isolation structure. An active area of a vertical channel transistor is defined by the semiconductor pillars. The embedded bit lines are disposed in parallel in a semiconductor substrate and extended in a column direction. Each of the bit line contacts is respectively disposed at a side of one of the embedded bit lines. The embedded word lines are disposed in parallel above the embedded bit lines and extended in a row direction. Besides, the embedded word lines and the semiconductor pillars in the same row are connected but spaced by a gate dielectric layer. The current leakage isolation structure is disposed at ends of the embedded bit lines to prevent current leakage between the adjacent bit line contacts.Type: GrantFiled: January 18, 2011Date of Patent: July 22, 2014Assignee: Powerchip Technology CorporationInventor: Yukihiro Nagai
-
Patent number: 8680600Abstract: A vertical transistor structure includes a substrate, a plurality of pillars located on the substrate and spaced from each other at a selected distance, a gate line and a plurality of conductors. The pillars are aligned in a straight line in a first direction and have respectively a primary control wall along the first direction and two ancillary control walls perpendicular to the primary control wall. The gate line is connected to the primary control wall in the first direction through a first isolated layer. The conductors are interposed between the ancillary control walls through second isolated layers. By providing the gate line merely on the primary control wall and the conductors to aid the gate line to control ON/OFF of the pillars, problems of etching and separating gate material during gradually shrunken feature size process that are difficult to control etching positions and etching duration can be prevented.Type: GrantFiled: December 27, 2011Date of Patent: March 25, 2014Assignee: Rexchip Electronics CorporationInventor: Yukihiro Nagai