Patents by Inventor Yun Du
Yun Du has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).
-
Publication number: 20160054998Abstract: Techniques are described in which an indication is included to indicate a last use of an intermediate value generated as part of determining a final value is not be stored in a general purpose register (GPR). A processing unit avoids storing the intermediate value in the GPR based on the indication because the intermediate value is no longer needed for determining the final value.Type: ApplicationFiled: August 19, 2014Publication date: February 25, 2016Inventors: Yun Du, Lin Chen, Andrew Evan Gruber, Chihong Zhang, Chun Yu
-
Patent number: 9256429Abstract: This disclosure describes techniques for selectively activating a resume check operation in a single instruction, multiple data (SIMD) processing system. A processor is described that is configured to selectively enable or disable a resume check operation for a particular instruction based on information included in the instruction that indicates whether a resume check operation is to be performed for the instruction. A compiler is also described that is configured to generate compiled code which, when executed, causes a resume check operation to be selectively enabled or disabled for particular instructions. The compiled code may include one or more instructions that each specify whether a resume check operation is to be performed for the respective instruction. The techniques of this disclosure may be used to reduce the power consumption of and/or improve the performance of a SIMD system that utilizes a resume check operation to manage the reactivation of deactivated threads.Type: GrantFiled: September 21, 2012Date of Patent: February 9, 2016Assignee: QUALCOMM IncorporatedInventors: Lin Chen, Yun Du, Andrew Gruber
-
Publication number: 20150379680Abstract: Techniques are described for determining whether data of a variable for each of a plurality of graphics items is same. If determined that the data is the same, the techniques store the data in a storage location of a specialized shared general purpose register that is associated with the variable.Type: ApplicationFiled: June 26, 2014Publication date: December 31, 2015Inventors: Yun Du, Andrew Evan Gruber, Lin Chen
-
Publication number: 20150324196Abstract: In one example, a method includes responsive to receiving, by a processing unit, one or more instructions requesting that a first value be moved from a first general purpose register (GPR) to a third GPR and that a second value be moved from a second GPR to a fourth GPR, copying, by an initial logic unit and during a first clock cycle, the first value to an initial pipeline register, copying, by the initial logic and during a second clock cycle, the second value to the initial pipeline register, copying, by a final logic unit and during a third clock cycle, the first value from a final pipeline register to the third GPR, and copying, by the final logic unit and during a fourth clock cycle, the second value from the final pipeline register to the fourth GPR.Type: ApplicationFiled: May 12, 2014Publication date: November 12, 2015Applicant: QUALCOMM IncorporatedInventors: Lin Chen, Yun Du, Sumesh Udayakumaran, Chihong Zhang, Andrew Evan Gruber
-
Publication number: 20150317157Abstract: A SIMD processor may be configured to determine one or more active threads from a plurality of threads, select one active thread from the one or more active threads, and perform a divergent operation on the selected active thread. The divergent operation may be a serial operation.Type: ApplicationFiled: May 2, 2014Publication date: November 5, 2015Applicant: QUALCOMM IncorporatedInventors: Andrew Evan Gruber, Lin Chen, Yun Du, Alexei Vladimirovich Bourd
-
Publication number: 20150022534Abstract: A graphics processor capable of efficiently performing arithmetic operations and computing elementary functions is described. The graphics processor has at least one arithmetic logic unit (ALU) that can perform arithmetic operations and at least one elementary function unit that can compute elementary functions. The ALU(s) and elementary function unit(s) may be arranged such that they can operate in parallel to improve throughput. The graphics processor may also include fewer elementary function units than ALUs, e.g., four ALUs and a single elementary function unit. The four ALUs may perform an arithmetic operation on (1) four components of an attribute for one pixel or (2) one component of an attribute for four pixels. The single elementary function unit may operate on one component of one pixel at a time. The use of a single elementary function unit may reduce cost while still providing good performance.Type: ApplicationFiled: October 6, 2014Publication date: January 22, 2015Inventors: YUN DU, Guofang Jiao, Chun Yu, Alexei Vladimirovich Bourd
-
Patent number: 8884972Abstract: A graphics processor capable of efficiently performing arithmetic operations and computing elementary functions is described. The graphics processor has at least one arithmetic logic unit (ALU) that can perform arithmetic operations and at least one elementary function unit that can compute elementary functions. The ALU(s) and elementary function unit(s) may be arranged such that they can operate in parallel to improve throughput. The graphics processor may also include fewer elementary function units than ALUs, e.g., four ALUs and a single elementary function unit. The four ALUs may perform an arithmetic operation on (1) four components of an attribute for one pixel or (2) one component of an attribute for four pixels. The single elementary function unit may operate on one component of one pixel at a time. The use of a single elementary function unit may reduce cost while still providing good performance.Type: GrantFiled: May 25, 2006Date of Patent: November 11, 2014Assignee: QUALCOMM IncorporatedInventors: Yun Du, Guofang Jiao, Chun Yu, Alexei V. Bourd
-
Patent number: 8869147Abstract: A multi-threaded processor is provided that internally reorders output threads thereby avoiding the need for an external output reorder buffer. The multi-threaded processor writes its thread results back to an internal memory buffer to guarantee that thread results are outputted in the same order in which the threads are received. A thread scheduler within the multi-threaded processor manages thread ordering control to avoid the need for an external reorder buffer. A compiler for the multi-threaded processor converts instructions that would normally send processed results directly to an external reorder buffer so that the processed thread results are instead sent to the internal memory buffer of the multi-threaded processor.Type: GrantFiled: May 31, 2006Date of Patent: October 21, 2014Assignee: QUALCOMM IncorporatedInventors: Yun Du, Guofang Jiao, Chun Yu
-
Patent number: 8773459Abstract: A graphics processing unit (GPU) efficiently performs 3-dimensional (3-D) clipping using processing units used for other graphics functions. The GPU includes first and second hardware units and at least one buffer. The first hardware unit performs 3-D clipping of primitives using a first processing unit used for a first graphics function, e.g., an ALU used for triangle setup, depth gradient setup, etc. The first hardware unit may perform 3-D clipping by (a) computing clip codes for each vertex of each primitive, (b) determining whether to pass, discard or clip each primitive based on the clip codes for all vertices of the primitive, and (c) clipping each primitive to be clipped against clipping planes. The second hardware unit computes attribute component values for new vertices resulting from the 3-D clipping, e.g., using an ALU used for attribute gradient setup, attribute interpolation, etc. The buffer(s) store intermediate results of the 3-D clipping.Type: GrantFiled: June 15, 2012Date of Patent: July 8, 2014Assignee: QUALCOMM IncorporatedInventors: Guofang Jiao, Chun Yu, Lingjun Chen, Yun Du
-
Patent number: 8766995Abstract: A graphics system includes a graphics processor and a cache memory system. The graphics processor includes processing units that perform various graphics operations to render graphics images. The cache memory system may include fully configurable caches, partially configurable caches, or a combination of configurable and dedicated caches. The cache memory system may further include a control unit, a crossbar, and an arbiter. The control unit may determine memory utilization by the processing units and assign the configurable caches to the processing units based on memory utilization. The configurable caches may be assigned to achieve good utilization of these caches and to avoid memory access bottleneck. The crossbar couples the processing units to their assigned caches. The arbiter facilitates data exchanges between the caches and a main memory.Type: GrantFiled: April 26, 2006Date of Patent: July 1, 2014Assignee: QUALCOMM IncorporatedInventors: Chun Yu, Guofang Jiao, Yun Du
-
Patent number: 8766996Abstract: A multi-threaded processor is provided, such as a shader processor, having an internal unified memory space that is shared by a plurality of threads and is dynamically assigned to threads as needed. A mapping table that maps virtual registers to available internal addresses in the unified memory space so that thread registers can be stored in contiguous or non-contiguous memory addresses. Dynamic sizing of the virtual registers allows flexible allocation of the unified memory space depending on the type and size of data in a thread register. Yet another feature provides an efficient method for storing graphics data in the unified memory space to improve fetch and store operations from the memory space. In particular, pixel data for four pixels in a thread are stored across four memory devices having independent input/output ports that permit the four pixels to be read in a single clock cycle for processing.Type: GrantFiled: June 21, 2006Date of Patent: July 1, 2014Assignee: QUALCOMM IncorporatedInventors: Yun Du, Guofang Jiao, Chun Yu, De Dzwo Hsu
-
Publication number: 20140047223Abstract: This disclosure describes techniques for selectively activating a resume check operation in a single instruction, multiple data (SIMD) processing system. A processor is described that is configured to selectively enable or disable a resume check operation for a particular instruction based on information included in the instruction that indicates whether a resume check operation is to be performed for the instruction. A compiler is also described that is configured to generate compiled code which, when executed, causes a resume check operation to be selectively enabled or disabled for particular instructions. The compiled code may include one or more instructions that each specify whether a resume check operation is to be performed for the respective instruction. The techniques of this disclosure may be used to reduce the power consumption of and/or improve the performance of a SIMD system that utilizes a resume check operation to manage the reactivation of deactivated threads.Type: ApplicationFiled: September 21, 2012Publication date: February 13, 2014Inventors: Lin Chen, Yun Du, Andrew Gruber
-
Patent number: 8644643Abstract: Techniques for performing convolution filtering using hardware normally available in a graphics processor are described. Convolution filtering of an arbitrary H×W grid of pixels is achieved by partitioning the grid into smaller sections, performing computation for each section, and combining the intermediate results for all sections to obtain a final result. In one design, a command to perform convolution filtering on a grid of pixels with a kernel of coefficients is received, e.g., from a graphics application. The grid is partitioned into multiple sections, where each section may be 2×2 or smaller. Multiple instructions are generated for the multiple sections, with each instruction performing convolution computation on at least one pixel in one section. Each instruction may include pixel position information and applicable kernel coefficients. Instructions to combine the intermediate results from the multiple instructions are also generated.Type: GrantFiled: June 14, 2006Date of Patent: February 4, 2014Assignee: QUALCOMM IncorporatedInventors: Guofang Jiao, Yun Du, Chun Yu, Lingjun Chen
-
Patent number: 8637645Abstract: The invention provides monoclonal antibodies and related binding proteins that bind specifically to the envelope glycoprotein of H5 subtypes of avian influenza virus (“AIV”). The monoclonal antibodies and related binding proteins are useful for the detection of H5 subtypes of AIV, including the pathogenic H5N1 subtypes. Virus may be detected in formalin preserved, paraffin embedded specimens as well as frozen specimens and biological fluids. Accordingly, the invention provides for the diagnosis and surveillance of dangerous viral infections.Type: GrantFiled: September 13, 2012Date of Patent: January 28, 2014Assignee: Temasek Life Sciences Laboratory LimitedInventors: Yuen Fern Ho, Qing Yun Du, Fang He, Jimmy Hwei-Sing Kwang
-
Patent number: 8637644Abstract: The invention provides monoclonal antibodies and related binding proteins that bind specifically to the envelope glycoprotein of H5 subtypes of avian influenza virus (“AIV”). The monoclonal antibodies and related binding proteins are useful for the detection of H5 subtypes of AIV, including the pathogenic H5N1 subtypes. Virus may be detected in formalin preserved, paraffin embedded specimens as well as frozen specimens and biological fluids. Accordingly, the invention provides for the diagnosis and surveillance of dangerous viral infections.Type: GrantFiled: September 13, 2012Date of Patent: January 28, 2014Assignee: Temasek Life Sciences Laboratory LimitedInventors: Yuen Fern Ho, Qing Yun Du, Fang He, Jimmy Hwei-Sing Kwang
-
Patent number: 8633936Abstract: The disclosure relates to a programmable streaming processor that is capable of executing mixed-precision (e.g., full-precision, half-precision) instructions using different execution units. The various execution units are each capable of using graphics data to execute instructions at a particular precision level. An exemplary programmable shader processor includes a controller and multiple execution units. The controller is configured to receive an instruction for execution and to receive an indication of a data precision for execution of the instruction. The controller is also configured to receive a separate conversion instruction that, when executed, converts graphics data associated with the instruction to the indicated data precision. When operable, the controller selects one of the execution units based on the indicated data precision.Type: GrantFiled: April 21, 2008Date of Patent: January 21, 2014Assignee: QUALCOMM IncorporatedInventors: Yun Du, Chun Yu, Guofang Jiao, Stephen Molloy
-
Patent number: 8540994Abstract: The invention provides monoclonal antibodies and related binding proteins that bind specifically to the envelope glycoprotein of H5 subtypes of avian influenza virus (“AIV”). The monoclonal antibodies and related binding proteins are useful for the detection of H5 subtypes of AIV, including the pathogenic H5N1 subtypes. Virus may be detected in formalin preserved, paraffin embedded specimens as well as frozen specimens and biological fluids. Accordingly, the invention provides for the diagnosis and surveillance of dangerous viral infections.Type: GrantFiled: May 11, 2007Date of Patent: September 24, 2013Assignee: Temasek Life Sciences Laboratory LimitedInventors: Yuen Fern Ho, Qing Yun Du, Fang He, Jimmy Hwei-Sing Kwang
-
Patent number: 8458497Abstract: Disclosed herein is power controller for use with a graphics processing unit. The power controller monitors, manages and controls power supplied to components of a pipeline of the graphics processing unit. The power controller determining whether and to what extent power is to be supplied to a pipeline component based on status information received by the power controller in connection with the pipeline component. The power controller is capable of identifying a trend using the received status information, and determining whether and to what extent power is to be supplied to a pipeline component based on the identified trend.Type: GrantFiled: October 11, 2007Date of Patent: June 4, 2013Assignee: QUALCOMM IncorporatedInventors: Yun Du, Chun Yu, Guofang Jiao, Stephen Molloy
-
Patent number: 8436854Abstract: Techniques are described for processing graphics images with a graphics processing unit (GPU) using deferred vertex shading. An example method includes the following: generating, within a processing pipeline of a graphics processing unit (GPU), vertex coordinates for vertices of each primitive within an image geometry, wherein the vertex coordinates comprise a location and a perspective parameter for each one of the vertices, and wherein the image geometry represents a graphics image; identifying, within the processing pipeline of the GPU, visible primitives within the image geometry based upon the vertex coordinates; and, responsive to identifying the visible primitives, generating, within the processing pipeline of the GPU, vertex attributes only for the vertices of the visible primitives in order to determine surface properties of the graphics image.Type: GrantFiled: September 10, 2009Date of Patent: May 7, 2013Assignee: QUALCOMM IncorporatedInventors: Guofang Jiao, Yun Du, Lingjun Chen, Chun Yu
-
Patent number: 8421794Abstract: The disclosure describes an adaptive multi-shader within a processor that uses one or more high-precision arithmetic logic units (ALUs) and low-precision ALUs to process data based on the type of the data. Upon receiving a stream of data, the adaptive multi-shader first determines the type of the data. For example, the adaptive multi-shader may determine whether the data is suitable for high-precision processing or low-precision processing. The adaptive multi-shader then processes the data using the high-precision ALUs when the data is suitable for high-precision processing, and processes the data using the high-precision ALUs and the low-precision ALUs when the data is suitable for low-precision processing. The adaptive multi-shader may substantially reduce power consumption and silicon size of the processor by implementing the low-precision ALUs while maintaining the ability to process data using high-precision processing by implementing the high-precision ALUs.Type: GrantFiled: March 23, 2007Date of Patent: April 16, 2013Assignee: QUALCOMM IncorporatedInventors: Yun Du, Guofang Jiao, Chun Yu