Patents by Inventor Yun Du
Yun Du has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).
-
Patent number: 8365153Abstract: A server is disclosed that includes an interface to a data communication network, a compiler library that stores a plurality of different compilers, and compiler selection logic responsive to data received at the interface and including logic. The compiler selection logic is configured to select one of the plurality of different compilers based on an evaluation of the received data. The selected compiler generates compiled output data and the compiled output data is communicated over the data communication network to a client.Type: GrantFiled: October 26, 2007Date of Patent: January 29, 2013Assignee: QUALCOMM IncorporatedInventors: Lingjun Chen, Guofang Jiao, Yun Du, Chun Yu
-
Patent number: 8355028Abstract: A wireless device which performs a first-level compiler packing process and a second-level hardware packing process on varyings. The compiler packing process packs two or more shader variables (varyings or attributes) whose sum of components equals M into a shared M-dimensional (MD) vector register. The hardware packing consecutively packs M components of the shader variables (varyings or attributes) and any remaining variables into a vertex cache or other storage medium.Type: GrantFiled: July 30, 2007Date of Patent: January 15, 2013Assignee: QUALCOMM IncorporatedInventors: Guofang Jiao, Alexei V. Bourd, Chun Yu, Lingjun Chen, Yun Du
-
Publication number: 20130004943Abstract: The invention provides monoclonal antibodies and related binding proteins that bind specifically to the envelope glycoprotein of H5 subtypes of avian influenza virus (“AIV”). The monoclonal antibodies and related binding proteins are useful for the detection of H5 subtypes of AIV, including the pathogenic H5N1 subtypes. Virus may be detected in formalin preserved, paraffin embedded specimens as well as frozen specimens and biological fluids. Accordingly, the invention provides means for the diagnosis and surveillance of dangerous viral infections.Type: ApplicationFiled: September 13, 2012Publication date: January 3, 2013Applicant: TAMASEK LIFE SCIENCES LABORATORY LIMITEDInventors: Yuen Fern Ho, Qing Yun Du, Fang He, Jimmy Hwei-Sing Kwang
-
Publication number: 20130004944Abstract: The invention provides monoclonal antibodies and related binding proteins that bind specifically to the envelope glycoprotein of H5 subtypes of avian influenza virus (“AIV”). The monoclonal antibodies and related binding proteins are useful for the detection of H5 subtypes of AIV, including the pathogenic H5N1 subtypes. Virus may be detected in formalin preserved, paraffin embeded specimens as well as frozen specimens and biological fluids. Accordingly, the invention provides means for the diagnosis and surveillance of dangerous viral infections.Type: ApplicationFiled: September 13, 2012Publication date: January 3, 2013Applicant: Tamasek Life Sciences Laboratory LimitedInventors: Yuen Fern HO, Qing Yun DU, Fang HE, Jimmy Hwei-Sing KWANG
-
Patent number: 8345053Abstract: A graphics processor capable of parallel scheduling and execution of multiple threads, and techniques for achieving parallel scheduling and execution, are described. The graphics processor may include multiple hardware units and a scheduler. The hardware units are operable in parallel, with each hardware unit supporting a respective set of operations. The hardware units may include an ALU core, an elementary function core, a logic core, a texture sampler, a load control unit, some other hardware unit, or a combination thereof. The scheduler dispatches instructions for multiple threads to the hardware units concurrently. The graphics processor may further include an instruction cache to store instructions for threads and register banks to store data. The instruction cache and register banks may be shared by the hardware units.Type: GrantFiled: September 21, 2006Date of Patent: January 1, 2013Assignee: QUALCOMM IncorporatedInventors: Guofang Jiao, Yun Du, Chun Yu
-
Patent number: 8325184Abstract: Configuration information is used to make a determination to bypass fragment shading by a shader unit of a graphics processing unit, the shader unit capable of performing both vertex shading and fragment shader. Based on the determination, the shader unit performs vertex shading and bypasses fragment shading. A processing element other than the shader unit, such as a pixel blender, can be used to perform some fragment shading. Power is managed to “turn off” power to unused components in a case that fragment shading is bypassed. For example, power can be turned off to a number of arithmetic logic units, the shader unit using the reduced number of arithmetic logic unit to perform vertex shading. At least one register bank of the shader unit can be used as a FIFO buffer storing pixel attribute data for use, with texture data, to fragment shading operations by another processing element.Type: GrantFiled: September 14, 2007Date of Patent: December 4, 2012Assignee: QUALCOMM IncorporatedInventors: Guofang Jiao, Yun Du, Chun Yu
-
Patent number: 8291431Abstract: A thread scheduler includes context units for managing the execution of threads where each context unit includes a load reference counter for maintaining a counter value indicative of a difference between a number of data requests and a number of data returns associated with the particular context unit. A context controller of the thread context unit is configured to refrain from forwarding an instruction of a thread when the counter value is nonzero and the instruction includes a data dependency indicator indicating the instruction requires data returned by a previous instruction.Type: GrantFiled: August 29, 2006Date of Patent: October 16, 2012Assignee: QUALCOMM IncorporatedInventors: Yun Du, Guofang Jiao, Chun Yu
-
Publication number: 20120256921Abstract: A graphics processing unit (GPU) efficiently performs 3-dimensional (3-D) clipping using processing units used for other graphics functions. The GPU includes first and second hardware units and at least one buffer. The first hardware unit performs 3-D clipping of primitives using a first processing unit used for a first graphics function, e.g., an ALU used for triangle setup, depth gradient setup, etc. The first hardware unit may perform 3-D clipping by (a) computing clip codes for each vertex of each primitive, (b) determining whether to pass, discard or clip each primitive based on the clip codes for all vertices of the primitive, and (c) clipping each primitive to be clipped against clipping planes. The second hardware unit computes attribute component values for new vertices resulting from the 3-D clipping, e.g., using an ALU used for attribute gradient setup, attribute interpolation, etc. The buffer(s) store intermediate results of the 3-D clipping.Type: ApplicationFiled: June 15, 2012Publication date: October 11, 2012Applicant: QUALCOMM IncorporatedInventors: Guofang Jiao, Chun Yu, Lingjun Chen, Yun Du
-
Patent number: 8212840Abstract: A graphics processing unit (GPU) efficiently performs 3-dimensional (3-D) clipping using processing units used for other graphics functions. The GPU includes first and second hardware units and at least one buffer. The first hardware unit performs 3-D clipping of primitives using a first processing unit used for a first graphics function, e.g., an ALU used for triangle setup, depth gradient setup, etc. The first hardware unit may perform 3-D clipping by (a) computing clip codes for each vertex of each primitive, (b) determining whether to pass, discard or clip each primitive based on the clip codes for all vertices of the primitive, and (c) clipping each primitive to be clipped against clipping planes. The second hardware unit computes attribute component values for new vertices resulting from the 3-D clipping, e.g., using an ALU used for attribute gradient setup, attribute interpolation, etc. The buffer(s) store intermediate results of the 3-D clipping.Type: GrantFiled: October 23, 2006Date of Patent: July 3, 2012Assignee: QUALCOMM IncorporatedInventors: Guofang Jiao, Chun Yu, Lingjun Chen, Yun Du
-
Patent number: 8203564Abstract: Techniques for supporting both 2-D and 3-D graphics are described. A graphics processing unit (GPU) may perform 3-D graphics processing in accordance with a 3-D graphics pipeline to render 3-D images and may also perform 2-D graphics processing in accordance with a 2-D graphics pipeline to render 2-D images. Each stage of the 2-D graphics pipeline may be mapped to at least one stage of the 3-D graphics pipeline. For example, a clipping, masking and scissoring stage in 2-D graphics may be mapped to a depth test stage in 3-D graphics. Coverage values for pixels within paths in 2-D graphics may be determined using rasterization and depth test stages in 3-D graphics. A paint generation stage and an image interpolation stage in 2-D graphics may be mapped to a fragment shader stage in 3-D graphics. A blending stage in 2-D graphics may be mapped to a blending stage in 3-D graphics.Type: GrantFiled: February 16, 2007Date of Patent: June 19, 2012Assignee: QUALCOMM IncorporatedInventors: Guofang Jiao, Angus M. Dorbie, Yun Du, Chun Yu, Jay C. Yun
-
Patent number: 8098540Abstract: A memory includes multiple interface ports. The memory also includes at least two sub-arrays each having an instance of all of the bit lines of the memory and a portion of the word lines of the memory. The memory has a common decoder coupled to the sub-arrays and configured to control each of the word lines. The memory also includes multiplexers coupled to each of the interface ports. The multiplexers are configured to cause the selection of one of the sub-arrays based upon an address of a memory cell received at one or more of the interface ports.Type: GrantFiled: June 27, 2008Date of Patent: January 17, 2012Assignee: QUALCOMM IncorporatedInventors: Hari Rao, Yun Du, Chun Yu
-
Patent number: 8035650Abstract: Caching techniques for storing instructions, constant values, and other types of data for multiple software programs are described. A cache provides storage for multiple programs and is partitioned into multiple tiles. Each tile is assignable to one program. Each program may be assigned any number of tiles based on the program's cache usage, the available tiles, and/or other factors. A cache controller identifies the tiles assigned to the programs and generates cache addresses for accessing the cache. The cache may be partitioned into physical tiles. The cache controller may assign logical tiles to the programs and may map the logical tiles to the physical tiles within the cache. The use of logical and physical tiles may simplify assignment and management of the tiles.Type: GrantFiled: July 25, 2006Date of Patent: October 11, 2011Assignee: QUALCOMM IncorporatedInventors: Yun Du, Guofang Jiao, Chun Yu, De Dzwo Hsu
-
Patent number: 8022958Abstract: This disclosure describes techniques of loading batch commands into a graphics processing unit (GPU). As described herein, a GPU driver for the GPU identifies one or more graphics processing objects to be used by the GPU in order to render a batch of graphics primitives. The GPU driver may insert indexes associated with the identified graphics processing objects into a batch command. The GPU driver may then issue the batch command to the GPU. The GPU may use the indexes in the batch command to retrieve the graphics processing objects from memory. After retrieving the graphics processing objects from memory, the GPU may use the graphics processing objects to render the batch of graphics primitives.Type: GrantFiled: April 4, 2007Date of Patent: September 20, 2011Assignee: QUALCOMM IncorporatedInventors: Guofang Jiao, Lingjun Chen, Yun Du
-
Patent number: 8009172Abstract: This disclosure describes a graphics processing unit (GPU) pipeline that uses one or more shared arithmetic logic units (ALUs). In order to facilitate such sharing of ALUs, the stages of the disclosed GPU pipeline may be rearranged relative to conventional GPU pipelines. In addition, by rearranging the stages of the GPU pipeline, efficiencies may be achieved in the image processing. Unlike conventional GPU pipelines, for example, an attribute gradient setup stage can be located much later in the pipeline, and the attribute interpolator stage may immediately follow the attribute gradient setup stage. This allows sharing of an ALU by the attribute gradient setup and attribute interpolator stages. Several other techniques and features for the GPU pipeline are also described, which may improve performance and possibly achieve additional processing efficiencies.Type: GrantFiled: October 17, 2006Date of Patent: August 30, 2011Assignee: QUALCOMM IncorporatedInventors: Guofang Jiao, Brian Ruttenberg, Chun Yu, Yun Du
-
Patent number: 7973797Abstract: Techniques for implementing blending equations for various blending modes with a base set of operations are described. Each blending equation may be decomposed into a sequence of operations. In one design, a device includes a processing unit that implements a set of operations for multiple blending modes and a storage unit that stores operands and results. The processing unit receives a sequence of instructions for a sequence of operations for a blending mode selected from the plurality of blending modes and executes each instruction in the sequence to perform blending in accordance with the selected blending mode. The processing unit may include (a) an ALU that performs at least one operation in the base set, e.g., a dot product, (b) a pre-formatting unit that performs gamma correction and alpha scaling of inbound color values, and (c) a post-formatting unit that performs gamma compression and alpha scaling of outbound color values.Type: GrantFiled: October 19, 2006Date of Patent: July 5, 2011Assignee: QUALCOMM IncorporatedInventors: Guofang Jiao, Chun Yu, Lingjun Chen, Yun Du
-
Patent number: 7952588Abstract: Techniques are described for processing computerized images with a graphics processing unit (GPU) using an extended vertex cache. The techniques include creating an extended vertex cache coupled to a GPU pipeline to reduce an amount of data passing through the GPU pipeline. The GPU pipeline receives an image geometry for an image, and stores attributes for vertices within the image geometry in the extended vertex cache. The GPU pipeline only passes vertex coordinates that identify the vertices and vertex cache index values that indicate storage locations of the attributes for each of the vertices in the extended vertex cache to other processing stages along the GPU pipeline. The techniques described herein defer the setup of attribute gradients to just before attribute interpolation in the GPU pipeline. The vertex attributes may be retrieved from the extended vertex cache for attribute gradient setup just before attribute interpolation in the GPU pipeline.Type: GrantFiled: August 3, 2006Date of Patent: May 31, 2011Assignee: Qualcomm IncorporatedInventors: Guofang Jiao, Brian Evan Ruttenberg, Chun Yu, Yun Du
-
Patent number: 7928990Abstract: Techniques are described for processing computerized images with a graphics processing unit (GPU) using a unified vertex cache and shader register file. The techniques include creating a shared shader coupled to the GPU pipeline and a unified vertex cache and shader register file coupled to the shared shader to substantially eliminate data movement within the GPU pipeline. The GPU pipeline sends image geometry information based on an image geometry for an image to the shared shader. The shared shader performs vertex shading to generate vertex coordinates and attributes of vertices in the image. The shared shader then stores the vertex attributes in the unified vertex cache and shader register file, and sends only the vertex coordinates of the vertices back to the GPU pipeline. The GPU pipeline processes the image based on the vertex coordinates, and the shared shader processes the image based on the vertex attributes.Type: GrantFiled: September 27, 2006Date of Patent: April 19, 2011Assignee: Qualcomm IncorporatedInventors: Guofang Jiao, Chun Yu, Yun Du
-
Patent number: 7921274Abstract: A computer addressing mode and memory access method rely on a memory segment identifier and a memory segment mask for indicating memory locations. In this addressing mode, a processor receives an instruction comprising the memory segment identifier and memory segment mask. The processor employs a two-level address decoding scheme to access individual memory locations. Under this decoding scheme, the processor decodes the memory segment identifier to select a particular memory segment. Each memory segment includes a predefined number of memory locations. The processor selects memory locations within the memory segment based on mask bits set in the memory segment mask. The disclosed addressing mode is advantageous because it allows non-consecutive memory locations to be efficiently accessed.Type: GrantFiled: April 19, 2007Date of Patent: April 5, 2011Assignee: QUALCOMM IncorporatedInventors: Bo Zhang, Guofang Jiao, Yun Du, Jay Chunsup Yun
-
Publication number: 20110003278Abstract: The invention provides monoclonal antibodies and related binding proteins that bind specifically to the envelope glycoprotein of H5 subtypes of avian influenza virus (“AIV”). The monoclonal antibodies and related binding proteins are useful for the detection of H5 subtypes of AIV, including the pathogenic H5N1 subtypes. Virus may be detected in formalin preserved, paraffin embeded specimens as well as frozen specimens and biological fluids. Accordingly, the invention provides means for the diagnosis and surveillance of dangerous viral infections.Type: ApplicationFiled: May 11, 2007Publication date: January 6, 2011Applicant: TEMASEK LIFE SCIENCES LABORATORY LIMITEDInventors: Yuen Fern Ho, Qing Yun Du, Fang He, Jimmy Hwei-Sing Kwang
-
Publication number: 20100302246Abstract: Techniques are described for processing graphics images with a graphics processing unit (GPU) using deferred vertex shading. An example method includes the following: generating, within a processing pipeline of a graphics processing unit (GPU), vertex coordinates for vertices of each primitive within an image geometry, wherein the vertex coordinates comprise a location and a perspective parameter for each one of the vertices, and wherein the image geometry represents a graphics image; identifying, within the processing pipeline of the GPU, visible primitives within the image geometry based upon the vertex coordinates; and, responsive to identifying the visible primitives, generating, within the processing pipeline of the GPU, vertex attributes only for the vertices of the visible primitives in order to determine surface properties of the graphics image.Type: ApplicationFiled: September 10, 2009Publication date: December 2, 2010Applicant: QUALCOMM IncorporatedInventors: Guofang Jiao, Yun Du, Lingjun Chen, Chun Yu