Patents by Inventor Zheng Bo
Zheng Bo has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).
-
Publication number: 20230178652Abstract: In some examples, a transistor includes a semiconductor layer having a first conductivity type and a first dopant concentration. A gate dielectric layer is between a gate electrode and the semiconductor layer. A first source/drain region is adjacent a first sidewall of the gate electrode and a second source/drain region is adjacent an opposite second sidewall of the gate electrode, the first and second source/drain regions having an opposite second conductivity type. A well region is located in the semiconductor layer and has the first conductivity type and a greater second dopant concentration. The well region underlies the first sidewall and the semiconductor layer extends to the gate electrode under the second sidewall of the gate electrode.Type: ApplicationFiled: January 30, 2023Publication date: June 8, 2023Inventors: Xiang-Zheng BO, Michelle N. NGUYEN, Douglas T. GRIDER
-
Patent number: 11271579Abstract: The present invention provides a comparator circuit applicable to a high-speed pipeline ADC. The comparator circuit includes a switch capacitor circuit, a pre-amplification circuit, and a latch circuit. The pre-amplification circuit includes a pre-amplifier, a resistance-adjustable device, two switches. The latch circuit includes a differential static latch, a first capacitor, a second capacitor, and a third switch. The transmission rates of a sampling phase and a setup phase can be increased.Type: GrantFiled: March 1, 2018Date of Patent: March 8, 2022Assignee: CHINA ELECTRONIC TECHNOLOGY CORPORATION, 24TH RESEARCH INSTITUTEInventors: Yong Zhang, Ting Li, Zheng-Bo Huang, Ya-Bo Ni, Dong-Bing Fu
-
Publication number: 20210376847Abstract: The present invention provides a comparator circuit applicable to a high-speed pipeline ADC. The comparator circuit includes a switch capacitor circuit, a pre-amplification circuit, and a latch circuit. The pre-amplification circuit includes a pre-amplifier, a resistance-adjustable device, two switches. The latch circuit includes a differential static latch, a first capacitor, a second capacitor, and a third switch. The transmission rates of a sampling phase and a setup phase can be increased.Type: ApplicationFiled: March 1, 2018Publication date: December 2, 2021Inventors: YONG ZHANG, TING LI, ZHENG-BO HUANG, YA-BO NI, DONG-BING FU
-
Patent number: 11189626Abstract: In accordance with some examples, a system comprises a substrate layer having an outer surface. The system also comprises a plurality of trenches extending from the outer surface into the substrate layer. The system then comprises a plurality of active regions with each active region positioned between a different pair of consecutive trenches of the plurality of trenches. The system also comprises a dielectric layer disposed in each of the plurality of trenches and on each of the plurality of active regions. The system then comprises a gate layer disposed on the dielectric layer and extending at least partially into each of the plurality of trenches.Type: GrantFiled: September 13, 2019Date of Patent: November 30, 2021Assignee: TEXAS INSTRUMENTS INCORPORATEDInventors: Xiang-Zheng Bo, John H. MacPeak, Douglas T. Grider
-
Patent number: 11152068Abstract: In some examples, an integrated circuit comprises a first plate, a second plate, and a dielectric layer disposed between the first and second plates, the first and second plates and the dielectric layer forming a vertical capacitor, wherein the first and second plates and the dielectric layer of the vertical capacitor are disposed on an isolation region of the integrated circuit.Type: GrantFiled: March 19, 2020Date of Patent: October 19, 2021Assignee: TEXAS INSTRUMENTS INCORPORATEDInventors: Xiang-Zheng Bo, Patrick R. Smith, Douglas T. Grider
-
Publication number: 20210253431Abstract: The invention discloses a photothermal evaporation material integrating light absorption and thermal insulation, comprising a heat insulator and a light absorber that covers the external surface of the heat insulator, the light absorber is vertically-oriented graphene, the heat insulator is a graphene foam, and the vertically-oriented graphene and graphene foam are connected by covalent bonds; the light absorber is vertically-oriented graphene whose surface is modified with hydrophilic functional groups. The invention also discloses a method for fabricating the photothermal evaporation material integrating light absorption and thermal insulation. The invention also discloses a solar energy photothermal seawater desalination device and a high-temperature steam sterilization device.Type: ApplicationFiled: December 20, 2019Publication date: August 19, 2021Inventors: ZHENG BO, SHENGHAO WU, HUACHAO YANG, JIANHUA YAN, KEFA CEN
-
Publication number: 20210050445Abstract: In some examples, a transistor includes a first well doped with a first-type dopant having a first concentration. The transistor also includes a gate oxide layer on a portion of the first well and a gate layer on the gate oxide layer. The transistor further includes a first segment of a second well doped with the first-type dopant having a second concentration, the first segment underlapping a first portion of the gate layer. The transistor also includes a source region doped with a second-type dopant having a third concentration, the source region in the first segment. The transistor further includes a drain region doped with the second-type dopant having a concentration that is substantially the same as the third concentration.Type: ApplicationFiled: October 14, 2020Publication date: February 18, 2021Inventors: Xiang-Zheng BO, Michelle N. NGUYEN, Douglas T. GRIDER
-
Patent number: 10902921Abstract: In some examples, a flash memory comprises a first gate and a second gate located over a semiconductor substrate a third gate located between the first gate and the second gate a floating gate located between the third gate and the semiconductor substrate; and a doped region located within the semiconductor substrate and proximate the second gate, wherein the doped region is configured to receive a positive bias voltage with respect to the semiconductor substrate during an erase cycle.Type: GrantFiled: December 21, 2018Date of Patent: January 26, 2021Assignee: TEXAS INSTRUMENTS INCORPORATEDInventors: Xiang-Zheng Bo, Vijaya Subramaniam Vemuri, Corey Rollin O'Brien
-
Patent number: 10811534Abstract: In some examples, a transistor includes a first well doped with a first-type dopant having a first concentration. The transistor also includes a gate oxide layer on a portion of the first well and a gate layer on the gate oxide layer. The transistor further includes a first segment of a second well doped with the first-type dopant having a second concentration, the first segment underlapping a first portion of the gate layer. The transistor also includes a source region doped with a second-type dopant having a third concentration, the source region in the first segment. The transistor further includes a drain region doped with the second-type dopant having a concentration that is substantially the same as the third concentration.Type: GrantFiled: January 15, 2018Date of Patent: October 20, 2020Assignee: TEXAS INSTRUMENTS INCORPORATEDInventors: Xiang-Zheng Bo, Michelle N. Nguyen, Douglas T. Grider
-
Patent number: 10735009Abstract: A sampling device includes a switch capacitor circuit. First ends of two switches are respectively connected to an input signal. Second end of the first switch is connected to an upper plate of a first capacitor. Second end of the second switch is connected to a lower plate of a second capacitor. A connection node connecting a lower plate of the first capacitor to an upper plate of the second capacitor is connected to a power source. The first ends of a third switch and a fourth switch are respectively connected to an input common-mode voltage. A second end of the third switch is connected to the upper plate of the first capacitor. A second end of the fourth switch is connected to the lower plate of the second capacitor. The connection node is connected to the power source. Thus, an output common-mode voltage of the sampling device is adjustable.Type: GrantFiled: June 1, 2016Date of Patent: August 4, 2020Assignee: CHINA ELECTRONIC TECHNOLOGY CORPORATION, 24TH RESEARCH INSTITUTEInventors: Ting Li, Gang-Yi Hu, Ru-Zhang Li, Jian-An Wang, Yong Zhang, Zheng-Bo Huang, Guang-Bing Chen, Yu-Xin Wang, Dong-Bing Fu, Yan Wang, Jun Yuan
-
Publication number: 20200219566Abstract: In some examples, an integrated circuit comprises a first plate, a second plate, and a dielectric layer disposed between the first and second plates, the first and second plates and the dielectric layer forming a vertical capacitor, wherein the first and second plates and the dielectric layer of the vertical capacitor are disposed on an isolation region of the integrated circuit.Type: ApplicationFiled: March 19, 2020Publication date: July 9, 2020Inventors: Xiang-Zheng BO, Patrick R. SMITH, Douglas T. GRIDER
-
Publication number: 20200202946Abstract: In some examples, a flash memory comprises a first gate and a second gate located over a semiconductor substrate a third gate located between the first gate and the second gate a floating gate located between the third gate and the semiconductor substrate; and a doped region located within the semiconductor substrate and proximate the second gate, wherein the doped region is configured to receive a positive bias voltage with respect to the semiconductor substrate during an erase cycle.Type: ApplicationFiled: December 21, 2018Publication date: June 25, 2020Inventors: Xiang-Zheng BO, Vijaya Subramaniam VEMURI, Corey Rollin O'BRIEN
-
Patent number: 10622073Abstract: In some examples, an integrated circuit comprises a first plate, a second plate, and a dielectric layer disposed between the first and second plates, the first and second plates and the dielectric layer forming a vertical capacitor, wherein the first and second plates and the dielectric layer of the vertical capacitor are disposed on an isolation region of the integrated circuit.Type: GrantFiled: May 11, 2018Date of Patent: April 14, 2020Assignee: TEXAS INSTRUMENTS INCORPORATEDInventors: Xiang-Zheng Bo, Patrick R. Smith, Douglas T. Grider
-
Publication number: 20200006362Abstract: In accordance with some examples, a system comprises a substrate layer having an outer surface. The system also comprises a plurality of trenches extending from the outer surface into the substrate layer. The system then comprises a plurality of active regions with each active region positioned between a different pair of consecutive trenches of the plurality of trenches. The system also comprises a dielectric layer disposed in each of the plurality of trenches and on each of the plurality of active regions. The system then comprises a floating gate layer disposed on the dielectric layer and extending at least partially into each of the plurality of trenches.Type: ApplicationFiled: September 13, 2019Publication date: January 2, 2020Inventors: Xiang-Zheng BO, John H. MACPEAK, Douglas T. GRIDER
-
Publication number: 20190348119Abstract: In some examples, an integrated circuit comprises a first plate, a second plate, and a dielectric layer disposed between the first and second plates, the first and second plates and the dielectric layer forming a vertical capacitor, wherein the first and second plates and the dielectric layer of the vertical capacitor are disposed on an isolation region of the integrated circuit.Type: ApplicationFiled: May 11, 2018Publication date: November 14, 2019Inventors: Xiang-Zheng BO, Patrick R. SMITH, Douglas T. GRIDER
-
Publication number: 20190341924Abstract: A sampling device includes a switch capacitor circuit. First ends of two switches are respectively connected to an input signal. Second end of the first switch is connected to an upper plate of a first capacitor. Second end of the second switch is connected to a lower plate of a second capacitor. A connection node connecting a lower plate of the first capacitor to an upper plate of the second capacitor is connected to a power source. The first ends of a third switch and a fourth switch are respectively connected to an input common-mode voltage. A second end of the third switch is connected to the upper plate of the first capacitor. A second end of the fourth switch is connected to the lower plate of the second capacitor. The connection node is connected to the power source. Thus, an output common-mode voltage of the sampling device is adjustable.Type: ApplicationFiled: June 1, 2016Publication date: November 7, 2019Inventors: TING LI, GANG-YI HU, RU-ZHANG LI, JIAN-AN WANG, YONG ZHANG, ZHENG-BO HUANG, GUANG-BING CHEN, YU-XIN WANG, DONG-BING FU, YAN WANG, JUN YUAN
-
Patent number: 10446563Abstract: In accordance with some examples, a system comprises a substrate layer having an outer surface. The system also comprises a plurality of trenches extending from the outer surface into the substrate layer. The system then comprises a plurality of active regions with each active region positioned between a different pair of consecutive trenches of the plurality of trenches. The system also comprises a dielectric layer disposed in each of the plurality of trenches and on each of the plurality of active regions. The system then comprises a floating gate layer disposed on the dielectric layer and extending at least partially into each of the plurality of trenches.Type: GrantFiled: April 4, 2018Date of Patent: October 15, 2019Assignee: TEXAS INSTRUMENTS INCORPORATEDInventors: Xiang-Zheng Bo, John H. Macpeak, Douglas T. Grider
-
Publication number: 20190312045Abstract: In accordance with some examples, a system comprises a substrate layer having an outer surface. The system also comprises a plurality of trenches extending from the outer surface into the substrate layer. The system then comprises a plurality of active regions with each active region positioned between a different pair of consecutive trenches of the plurality of trenches. The system also comprises a dielectric layer disposed in each of the plurality of trenches and on each of the plurality of active regions. The system then comprises a floating gate layer disposed on the dielectric layer and extending at least partially into each of the plurality of trenches.Type: ApplicationFiled: April 4, 2018Publication date: October 10, 2019Inventors: Xiang-Zheng BO, John H. MACPEAK, Douglas T. GRIDER
-
Publication number: 20190207025Abstract: In some examples, a transistor includes a first well doped with a first-type dopant having a first concentration. The transistor also includes a gate oxide layer on a portion of the first well and a gate layer on the gate oxide layer. The transistor further includes a first segment of a second well doped with the first-type dopant having a second concentration, the first segment underlapping a first portion of the gate layer. The transistor also includes a source region doped with a second-type dopant having a third concentration, the source region in the first segment. The transistor further includes a drain region doped with the second-type dopant having a concentration that is substantially the same as the third concentration.Type: ApplicationFiled: January 15, 2018Publication date: July 4, 2019Inventors: Xiang-Zheng BO, Michelle N. NGUYEN, Douglas T. GRIDER
-
Patent number: 9431248Abstract: An integrated circuit containing an analog MOS transistor may be formed by implanting drain extensions with exactly four sub-implants wherein at least one sub-implant implants dopants in a substrate of the integrated circuit at a source/drain gate edge of the analog MOS transistor at a twist angle having a magnitude of 5 degrees to 40 degrees with respect to the source/drain gate edge of the analog MOS transistor, for each source/drain gate edge of the analog MOS transistor, wherein a zero twist angle sub-implant is perpendicular to the source/drain gate edge. No more than two sub-implants put the dopants in the substrate at any source/drain gate edge of the analog MOS transistor. All four sub-implants are performed at a same tilt angle. No halo implants are performed on the analog MOS transistor.Type: GrantFiled: October 2, 2015Date of Patent: August 30, 2016Assignee: TEXAS INSTRUMENTS INCORPORATEDInventors: Xiang-Zheng Bo, Alwin Tsao, Douglas T. Grider