Patents by Inventor Zheng Yuan
Zheng Yuan has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).
-
Publication number: 20060031083Abstract: An educational and training system allows organization and management of computers and course material used in teaching and administering classes of computer based information. Remote users access computers in laboratories or virtual classrooms as if they were actually using the computers within the laboratory or classroom. The system also allows management and tracking of the remote users and of other various course details.Type: ApplicationFiled: August 6, 2004Publication date: February 9, 2006Inventors: Sanjay Dalal, Chun-Kwok Lee, Edward Wong, Zheng Yuan, Srinath Anantharaman
-
Publication number: 20050277257Abstract: A method of filling a gap formed between adjacent raised surfaces on a substrate. In one embodiment the method comprises depositing a boron-doped silica glass (BSG) layer over the substrate to partially fill the gap using a thermal CVD process; exposing the BSG layer to a steam ambient at a temperature above the BSG layer's Eutectic temperature; removing an upper portion of the BSG layer by exposing the layer to a fluorine-containing etchant; and depositing an undoped silica glass (USG) layer over the BSG layer to fill the remainder of the gap.Type: ApplicationFiled: June 1, 2004Publication date: December 15, 2005Applicant: APPLIED MATERIALS, INC.Inventors: Jeong Byun, Zheng Yuan, Shankar Venkataraman, M. Karim, Thanh Pham, Ellie Yieh
-
Publication number: 20050255667Abstract: A method of fabricating a semiconductor device, where the method includes forming on a transistor on a substrate, where the transistor includes a channel region configured to conduct charge between a source region and a drain region, forming a trench adjacent to the transistor, depositing a material on the substrate and within the trench, and annealing the material, where the material is tensile following the annealing and creates a tensile stress in the channel region. Also, a method of forming a trench isolation in a semiconductor device, where the method includes forming a trench in a substrate, forming a material within the trench at a lower deposition rate, forming the material on the substrate at a higher deposition rate after the depositing of the material within the trench, and annealing the material, where after the annealing the material in the trench is tensile.Type: ApplicationFiled: May 14, 2004Publication date: November 17, 2005Applicant: APPLIED MATERIALS, INC., A Delaware corporationInventors: Reza Arghavani, Zheng Yuan, Ellie Yieh, Shankar Venkataraman, Nitin Ingle
-
Publication number: 20050196929Abstract: A low-thermal-budget gapfill process is provided for filling a gap formed between two adjacent raised features on a strained-silicon substrate as part of a shallow-trench-isolation process. An electrically insulating liner is deposited using atomic-layer deposition and polysilicon is deposited over the electrically insulating liner, with both stages being conducted at temperatures below 700° C.Type: ApplicationFiled: March 4, 2004Publication date: September 8, 2005Applicant: APPLIED MATERIALS, INC., A Delaware corporationInventors: Zheng Yuan, Reza Arghavani, Ellie Yieh, Shankar Venkataraman
-
Publication number: 20050142895Abstract: A method to form a silicon oxide layer, where the method includes the step of providing a continuous flow of a silicon-containing precursor to a chamber housing a substrate, where the silicon-containing precursor is selected from TMOS, TEOS, OMTS, OMCTS, and TOMCATS. The method may also include the steps of providing a flow of an oxidizing precursor to the chamber, and causing a reaction between the silicon-containing precursor and the oxidizing precursor to form a silicon oxide layer. The method may further include varying over time a ratio of the silicon-containing precursor:oxidizing precursor flowed into the chamber to alter a rate of deposition of the silicon oxide on the substrate.Type: ApplicationFiled: December 20, 2004Publication date: June 30, 2005Applicant: Applied Materials, Inc.Inventors: Nitin Ingle, Shan Wong, Xinyun Xia, Vikash Banthia, Won Bang, Yen-Kun Wang, Zheng Yuan
-
Publication number: 20050136684Abstract: A variety of techniques may be employed, separately or in combination, to improve the gap-filling performance of a dielectric material formed by chemical vapor deposition (CVD). In one approach, a first dielectric layer is deposited using sub-atmospheric chemical vapor deposition (SACVD), followed by a second dielectric layer deposited by high density plasma chemical vapor deposition (HDP-CVD) or plasma-enhanced chemical vapor deposition (PECVD). In another approach, a SACVD dielectric layer is deposited in the presence of reactive ionic species flowed from a remote plasma chamber into the processing chamber, which performs etching during the deposition process. In still another approach, high aspect trenches may be filled utilizing SACVD in combination with oxide layers deposited at high temperatures.Type: ApplicationFiled: December 23, 2003Publication date: June 23, 2005Applicant: APPLIED MATERIALS, INC.Inventors: Kevin Mukai, Kimberly Branshaw, Zheng Yuan, Xinyun Xia, Xiaolin Chen, Dongqing Li, M. Karim, Van Ton, Cary Ching, Steve Ghanayeim, Nitin Ingle
-
Patent number: 6905940Abstract: Embodiments of the present invention provide methods, apparatuses, and devices related to chemical vapor deposition of silicon oxide. In one embodiment, a single-step deposition process is used to efficiently form a silicon oxide layer exhibiting high conformality and favorable gap-filling properties. During a pre-deposition gas flow stabilization phase and an initial deposition stage, a relatively low ratio of silicon-containing gas:oxidant deposition gas is flowed, resulting in formation of highly conformal silicon oxide at relatively slow rates. Over the course of the deposition process step, the ratio of silicon-containing gas:oxidant gas is increased, resulting in formation of less-conformal oxide material at relatively rapid rates during later stages of the deposition process step.Type: GrantFiled: September 19, 2002Date of Patent: June 14, 2005Assignee: Applied Materials, Inc.Inventors: Nitin K. Ingle, Xinyua Xia, Zheng Yuan
-
Patent number: 6905939Abstract: A thin layer of silicon oxide is formed by cyclic introduction of a silicon-containing precursor gas and an oxidizing gas separated by an intervening purge step. The resulting thin oxide layer enables subsequent conventional CVD of oxide to produce a more uniform deposited oxide layer over nonhomogenous surfaces, for example the silicon nitride mask/thermal oxide liner surfaces created during fabrication of shallow trench isolation structures.Type: GrantFiled: February 27, 2002Date of Patent: June 14, 2005Assignee: Applied Materials, Inc.Inventors: Zheng Yuan, Xinyun Xia
-
Publication number: 20050064730Abstract: Embodiments of the present invention provide methods, apparatuses, and devices related to chemical vapor deposition of silicon oxide. In one embodiment, a single-step deposition process is used to efficiently form a silicon oxide layer exhibiting high conformality and favorable gap-filling properties. During a predeposition gas flow stabilization phase and an initial deposition stage, a relatively low ratio of silicon-containing gas:oxidant deposition gas is flowed, resulting in formation of highly conformal silicon oxide at relatively slow rates. Over the course of the deposition process step, the ratio of silicon-containing gas:oxidant gas is increased, resulting in formation of less-conformal oxide material at relatively rapid rates during later stages of the deposition process step.Type: ApplicationFiled: November 1, 2004Publication date: March 24, 2005Applicant: Applied Materials, Inc.Inventors: Nitin Ingle, Xinyua Xia, Zheng Yuan
-
Publication number: 20050022046Abstract: A method for enabling recovery of data stored in a computer network, the computer network comprises a plurality of computer nodes, the method comprising the steps of generating a set of redundancy data based on a predetermined relationship between a first set of data and a second set of data, injecting the first set of data, the second set of data and the set of redundancy data into separate looping paths of the computer network, wherein a looping path is a path along a plurality of computer nodes in which data is transported, and the looping paths are defined in separate communication channels between the computer nodes and pass through at least one common node of the computer network, such that the redundancy data and the second set of data can be used to reconstruct the first set of data based on the predetermined relationship between the first and second set of data when the first set of data is lost, thereby enabling the recovery of data stored in the computer network.Type: ApplicationFiled: July 11, 2003Publication date: January 27, 2005Inventors: Heng Cheng, Lek Ngoh, Zheng Yuan
-
Patent number: 6793733Abstract: A gas distribution showerhead for use in a semiconductor fabrication process features a face plate having gas outlet ports in the form of elongated slots or channels. The use of elongated gas outlet ports in accordance with embodiments of the present invention substantially reduces the incidence of undesirable spotting and streaking of deposited material where the showerhead is closely spaced from the wafer. A showerhead featuring a face plate having a tapered profile to reduce edge thickness of deposited material at close face plate-to-wafer spacings is also disclosed.Type: GrantFiled: January 25, 2002Date of Patent: September 21, 2004Assignee: Applied Materials Inc.Inventors: Karthik Janakiraman, Nitin Ingle, Zheng Yuan, Steven Gianoulakis
-
Publication number: 20040166695Abstract: A method of filling a gap which is defined by adjacent raised features on a substrate includes providing a flow of a silicon-containing processing gas to a chamber housing the substrate, providing a flow of an oxidizing processing gas to the chamber, and providing a flow of a phosphorous-containing processing gas to the chamber. The method also includes depositing a first portion of a P-doped silicon oxide film as a substantially conformal layer in the gap by causing a reaction between the silicon-containing processing gas, the phosphorous-containing processing gas, and the oxidizing processing gas. Depositing the conformal layer includes varying over time a ratio of the (silicon-containing processing gas plus phosphorous-containing processing gas):(oxidizing processing gas) and maintaining the temperature of the substrate below about 500° C. throughout deposition of the conformal layer. The method also includes depositing a second portion of the P-doped silicon oxide film as a bulk layer.Type: ApplicationFiled: January 14, 2004Publication date: August 26, 2004Applicant: Applied Materials, Inc.Inventors: Zheng Yuan, Shankar Venkataraman, Cary Ching, Shang Wong, Kevin Mikio Mukai, Nitin K. Ingle
-
Publication number: 20040161903Abstract: A method of filling a gap defined by adjacent raised features on a substrate includes providing a flow of a silicon-containing processing gas to a chamber housing the substrate and providing a flow of an oxidizing gas to the chamber. The method also includes depositing a first portion of a film as a substantially conformal layer in the gap by causing a reaction between the silicon-containing processing gas and the oxidizing gas. Depositing the conformal layer includes varying over time a ratio of the (silicon-containing processing gas):(oxidizing gas) and regulating the chamber to a pressure in a range from about 200 torr to about 760 torr throughout deposition of the conformal layer. The method also includes depositing a second portion of the film as a bulk layer.Type: ApplicationFiled: January 14, 2004Publication date: August 19, 2004Applicant: APPLIED MATERIALS, INC.Inventors: Zheng Yuan, Reza Arghavani, Shankar Venkataraman
-
Patent number: 6763501Abstract: An apparatus, method, and computer program product for instant remote document serving. In one implementation, referred to as “remote document serving,” a remote file is converted to a “served document” which is distributed to a member of a data conference for review. In another implementation, referred to as “remote application serving,” the “owner” of a remote document views the screens created by a remote application associated with the document. The owner can view the screens and interact with the remote application.Type: GrantFiled: June 9, 2000Date of Patent: July 13, 2004Assignee: Webex Communications, Inc.Inventors: Min Zhu, Guanghong Yang, Zheng Yuan, Song Xiang Wei
-
Publication number: 20040083964Abstract: Embodiments of the present invention provide methods, apparatuses, and devices related to chemical vapor deposition of silicon oxide. In one embodiment, a single-step deposition process is used to efficiently form a silicon oxide layer exhibiting high conformality and favorable gap-filling properties. During a pre-deposition gas flow stabilization phase and an initial deposition stage, a relatively low ratio of silicon-containing gas:oxidant deposition gas is flowed, resulting in formation of highly conformal silicon oxide at relatively slow rates. Over the course of the deposition process step, the ratio of silicon-containing gas:oxidant gas is increased, resulting in formation of less-conformal oxide material at relatively rapid rates during later stages of the deposition process step.Type: ApplicationFiled: September 19, 2002Publication date: May 6, 2004Applicant: Applied Materials, Inc.Inventors: Nitin K. Ingle, Xinyua Xia, Zheng Yuan
-
Publication number: 20040060514Abstract: A gas distribution showerhead is designed to allow deposition of uniformly thick films over a wide range of showerhead-to-wafer spacings. In accordance with one embodiment of the present invention, the number, width, and/or depth of orifices inlet to the faceplate are reduced in order to increase flow resistance and thereby elevate pressure upstream of the faceplate. This elevated upstream gas flow pressure in turn reduces variation in the velocity of gas flowed through center portions of the showerhead relative to edge portions, thereby ensuring uniformity in thickness of film deposited on the edge or center portions of the wafer.Type: ApplicationFiled: September 29, 2003Publication date: April 1, 2004Applicant: APPLIED MATERIALS, INC. A Delaware corporationInventors: Karthik Janakiraman, Nitin Ingle, Zheng Yuan, Steven Gianoulakis
-
Patent number: 6691154Abstract: A method and a computer program product, implementing techniques for exchanging data in an unattended desktop sharing mode. The techniques include receiving a conferencing request, at a local unattended server, from a remote conferencing server; loading a desktop application on the local unattended server in response to the conferencing request to generate a loaded desktop; sending the loaded desktop to a virtual device to create a shared desktop; and sending the shared desktop to the remote conferencing server for distribution to one or more remote computers, whereby the shared desktop is displayed at each remote computer by a viewer application.Type: GrantFiled: February 29, 2000Date of Patent: February 10, 2004Assignee: WebEx Communications, Inc.Inventors: Min Zhu, Zheng Yuan
-
Patent number: 6677247Abstract: A method of forming a contact in an integrated circuit between a first metalization layer and a silicon substrate. In one embodiment the method comprises forming a premetal dielectric layer over the silicon substrate, etching a contact hole through the premetal dielectric layer and then forming a thin silicon nitride layer on an outer surface of the contact hole. The silicon nitride layer reduces overetching that may otherwise occur when oxidation build-up is removed from the silicon interface within the contact hole by a preclean process. After the preclean process, the contact hole is then filled with one or more conductive materials. In various embodiments the silicon nitride layer is formed by exposing the contact hole to a nitrogen plasma, depositing the layer by a chemical vapor deposition process and depositing the layer by an atomic layer deposition process. In other embodiments, the method is applicable to the formation of vias through intermetal dielectric layers.Type: GrantFiled: January 7, 2002Date of Patent: January 13, 2004Assignee: Applied Materials Inc.Inventors: Zheng Yuan, Steve Ghanayem, Randhir P. S. Thakur
-
Publication number: 20030231123Abstract: A self calibrating video circuit comprises a first and second digital-to-analog converter generating first and second output signals, and a calibration circuit coupled with the first and second digital-to-analog converters for calibrating the first digital-to-analog converter output signal to the output signal of the second digital-to-analog converter.Type: ApplicationFiled: June 14, 2002Publication date: December 18, 2003Applicant: DELL PRODUCTS L.P.Inventors: Lawrence E. Knepper, Zheng Yuan
-
Patent number: 6664907Abstract: A self-calibrating video circuit comprises a first and second digital-to-analog converter generating first and second output signals, and a calibration circuit coupled with the first and second digital-to-analog converters for calibrating the first digital-to-analog converter output signal to the output signal of the second digital-to-analog converter.Type: GrantFiled: June 14, 2002Date of Patent: December 16, 2003Assignee: Dell Products L.P.Inventors: Lawrence E. Knepper, Zheng Yuan