Patents by Inventor Zhimin Wan
Zhimin Wan has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).
-
Patent number: 11901262Abstract: Embodiments include a cooling solution having a first array of fins, where the first array of fins extend vertically from the substrate, and where adjacent individual fins of the first array are separated from each other by a microchannel. A second array of fins extend vertically from the substrate, where a channel region is between the first array of fins and the second array of fins.Type: GrantFiled: January 24, 2019Date of Patent: February 13, 2024Assignee: Intel CorporationInventors: Nicholas Neal, Zhimin Wan, Shankar Devasenathipathy, Je-Young Chang
-
Patent number: 11894282Abstract: Disclosed herein are vented lids for integrated circuit (IC) packages, as well as related methods and devices. For example, in some embodiments, an IC package may include a package substrate, a lid, and a die between the package substrate and the lid. A vent may extend between the interior surface and the exterior surface of the lid, and the vent may at least partially overlap the die.Type: GrantFiled: June 19, 2019Date of Patent: February 6, 2024Assignee: Intel CorporationInventors: Zhimin Wan, Sergio Antonio Chan Arguedas, Peng Li, Chandra Mohan Jha, Aravindha R. Antoniswamy, Cheng Xu, Junnan Zhao, Ying Wang
-
Publication number: 20240002451Abstract: The present disclosure belongs to the technical field of virus immunoassay and provides a broad-spectrum peptide antigen of SARS-CoV-2, a specific neutralizing antibody and use thereof. A broad-spectrum peptide antigen of SARS-CoV-2, with an amino acid sequence set forth in SEQ ID NO: 1, reacts with human SARS-CoV-2 positive serum, and can specifically bind to a novel coronavirus antibody. Based on the peptide sequence of the present disclosure, a fusion protein with broad-spectrum triple tandem peptides of SARS-CoV-2 is prepared using PCR, prokaryotic expression and protein purification technology to simulate the trimeric mode of SARS-CoV-2 S protein in its natural state. The fusion protein is used as an antigen to immunize mice, and can produce a specific anti-SARS-CoV-2 neutralizing antibody. The neutralizing antibody may be promising in anti-infective treatment, vaccine development and detection kit development for SARS-CoV-2.Type: ApplicationFiled: July 21, 2021Publication date: January 4, 2024Inventors: Jianqiang YE, Tuofan LI, Qiuqi KAN, Aijian QIN, Zhimin WAN, Hongxia SHAO, Quan XIE
-
Patent number: 11854931Abstract: Embodiments include semiconductor packages and a method to form such packages. A semiconductor package includes first and second bottom dies on a package substrate. The semiconductor package includes first top dies on the first bottom die, second top dies on the second bottom die, and a pedestal on the first and second bottom dies. The pedestal comprises a high thermal conductive material and is positioned on a region of top surfaces of the first and second bottom dies. The semiconductor package includes an encapsulation layer over the first and second bottom dies, and surrounds the first and second top dies and the pedestal. The semiconductor package includes a TIM over the first and second top dies, pedestal, and encapsulation layer, and an integrated heat spreader (IHS) over the TIM. The pedestal is on a periphery region of the top surfaces of the first and second bottom dies.Type: GrantFiled: December 19, 2019Date of Patent: December 26, 2023Assignee: Intel CorporationInventors: Zhimin Wan, Chia-Pin Chiu, Peng Li, Shankar Devasenathipathy
-
Patent number: 11854935Abstract: Embodiments of the present disclosure may generally relate to systems, apparatuses, techniques, and/or processes directed to packages that include stacked dies that use thermal conductivity features including thermally conductive through silicon vias (TSVs) filled with thermally conductive material located in passive areas of a first die to route heat from a first die away from a second die that is coupled with the first die. In embodiments, the first die may be referred to as a base die. Embodiments may include thermal blocks in the form of dummy dies that include TSVs at least partially filled with thermal energy conducting material such as copper, solder, or other alloy.Type: GrantFiled: February 19, 2020Date of Patent: December 26, 2023Assignee: Intel CorporationInventors: Weston Bertrand, Kyle Arrington, Shankar Devasenathipathy, Aaron McCann, Nicholas Neal, Zhimin Wan
-
Patent number: 11837519Abstract: Embodiments disclosed herein include electronic packages. In an embodiment, the electronic package comprises an interposer, a first die attached to the interposer, and a second die attached to the interposer. In an embodiment, the electronic package further comprises a heatsink thermally coupled to the first die and the second die. In an embodiment, the heatsink has a first surface facing away from the first die and the second die and a second surface facing the first die and the second die. In an embodiment, the heatsink comprises a thermal break between the first die and the second die.Type: GrantFiled: February 6, 2020Date of Patent: December 5, 2023Assignee: Intel CorporationInventors: Zhimin Wan, Chia-Pin Chiu, Chandra Mohan Jha
-
Patent number: 11670561Abstract: Embodiments include semiconductor packages and a method to form such packages. A semiconductor package includes first, second, and third microelectronic devices on a package substrate. The first microelectronic device has a top surface substantially coplanar to a top surface of the second microelectronic device. The third microelectronic device has a top surface above the top surfaces of the first and second microelectronic devices. The semiconductor package includes a first conductive layer on the first and second microelectronic devices, and a second conductive layer on the third microelectronic device. The second conductive layer has a thickness less than a thickness of the first conductive layer, and a top surface substantially coplanar to a top surface of the first conductive layer. The semiconductor includes thermal interface materials on the first and second conductive layers. The first and second conductive layers are comprised of copper, silver, boron nitride, or graphene.Type: GrantFiled: December 19, 2019Date of Patent: June 6, 2023Assignee: Intel CorporationInventors: Zhimin Wan, Chandra Mohan Jha, Je-Young Chang, Chia-Pin Chiu, Liwei Wang
-
Patent number: 11646244Abstract: A microprocessor mounting apparatus comprising a microprocessor socket on a printed circuit board (PCB) and a bolster plate surrounding a perimeter of the microprocessor socket. The bolster plate has a first surface adjacent to the PCB, and a second surface opposite the first surface. A heat dissipation device is on the second surface of the bolster plate. The heat dissipation interface is thermally coupled to the microprocessor socket.Type: GrantFiled: June 27, 2019Date of Patent: May 9, 2023Assignee: Intel CorporationInventors: Steven A. Klein, Zhimin Wan, Chia-Pin Chiu, Shankar Devasenathipathy
-
Publication number: 20230128903Abstract: Embodiments of the present disclosure may generally relate to systems, apparatuses, techniques, and/or processes directed to packages that include stacked dies that use thermal conductivity features including thermally conductive through silicon vias (TSVs) filled with thermally conductive material located in passive areas of a first die to route heat from a first die away from a second die that is coupled with the first die. In embodiments, the first die may be referred to as a base die. Embodiments may include thermal blocks in the form of dummy dies that include TSVs at least partially filled with thermal energy conducting material such as copper, solder, or other alloy.Type: ApplicationFiled: December 23, 2022Publication date: April 27, 2023Inventors: Weston BERTRAND, Kyle ARRINGTON, Shankar DEVASENATHIPATHY, Aaron MCCANN, Nicholas NEAL, Zhimin WAN
-
Patent number: 11626395Abstract: An electronic device and associated methods are disclosed. In one example, the electronic device includes a plurality of dies, a logic die coupled to the plurality of dies, and a dummy die thereon. In selected examples, the dummy die is located between the logic die and the plurality of silicon dies. In selected examples, the dummy die is attached to the logic die.Type: GrantFiled: August 31, 2021Date of Patent: April 11, 2023Assignee: Intel CorporationInventors: Robert L. Sankman, Pooya Tadayon, Weihua Tang, Chandra M. Jha, Zhimin Wan
-
Patent number: 11581671Abstract: An integrated circuit (IC) socket comprising a housing with a land side, an opposing die side, and sidewalls around a perimeter of the housing. The housing comprises a first dielectric. A plurality of socket pins extends from the land side of the housing through socket pin holes in the housing over the die side of the housing. A second dielectric is within the interstitial regions between the socket pins and sidewalls of the socket pin holes. A frame structure extends around at least a portion of the perimeter of the housing, and a mesh structure is embedded within the first dielectric. The mesh structure has plurality of mesh filaments extending between the plurality of socket pin holes and coupled to the frame structure.Type: GrantFiled: March 22, 2019Date of Patent: February 14, 2023Assignee: Intel CorporationInventors: Zhimin Wan, Steven A. Klein, Chia-Pin Chiu, Shankar Devasenathipathy
-
Publication number: 20230005701Abstract: The present disclosure relates generally to ion implantation, and more particularly, to systems and processes for adjusting a ribbon beam angle of an ion implantation system. An exemplary ion implantation system includes an ion source configured to generate a ribbon beam, a wafer chuck configured to hold a wafer during implantation by the ribbon beam, a dipole magnet disposed between the ion source and the wafer chuck, and a controller. The dipole magnet includes at least two coils configured to adjust a ribbon beam angle of the ribbon beam at one or more locations along a path of the ribbon beam between the ion source and the wafer held in the wafer chuck. The controller is configured to control the ion source, the wafer chuck, and the dipole magnet.Type: ApplicationFiled: July 2, 2021Publication date: January 5, 2023Applicant: Advanced Ion Beam Technology, Inc.Inventors: Zhimin WAN, Chi-ming HUANG, Shao-Yu HU
-
Patent number: 11521914Abstract: Microelectronic assemblies that include a cooling channel, and related devices and methods, are disclosed herein. For example, in some embodiments, a microelectronic assembly may include a package substrate having a surface, a die having a surface, and a fluidic channel between the surface of the die and the surface of the package substrate, wherein a top surface of the fluidic channel is defined by the surface of the die and a bottom surface of the fluidic channel is defined by the surface of the package substrate. In some embodiments, a microelectronic assembly may include a package substrate having a surface; a die having a surface; and an interposer having a fluidic channel between the surface of the die and the surface of the package substrate.Type: GrantFiled: December 27, 2018Date of Patent: December 6, 2022Assignee: Intel CorporationInventors: Zhimin Wan, Cheng Xu, Yikang Deng, Junnan Zhao, Ying Wang, Chong Zhang, Kyu Oh Lee, Chandra Mohan Jha, Chia-Pin Chiu
-
Patent number: 11502017Abstract: An integrated circuit (IC) package comprises a substrate comprising a dielectric and a thermal conduit that is embedded within the dielectric. The thermal conduit has a length that extends laterally within the dielectric from a first end to a second end. An IC die is thermally coupled to the first end of the thermal conduit. The IC die comprises an interconnect that is coupled to the first end of the thermal conduit. An integrated heat spreader comprises a lid over the IC die and at least one sidewall extending from the edge of the lid to the substrate that is thermally coupled to the second end of the thermal conduit.Type: GrantFiled: December 10, 2018Date of Patent: November 15, 2022Assignee: Intel CorporationInventors: Cheng Xu, Zhimin Wan, Lingtao Liu, Yikang Deng, Junnan Zhao, Chandra Mohan Jha, Kyu-oh Lee
-
Patent number: 11482471Abstract: An integrated circuit package may be formed having a heat transfer fluid chamber, wherein the heat transfer fluid chamber may be positioned to allow a heat transfer fluid to directly contact an integrated circuit device within the integrated circuit package. In one embodiment, a first surface of the integrated circuit device may be electrically attached to a first substrate. The first substrate may then may be electrically attached to a second substrate, such that the integrated circuit device is between the first substrate and the second substrate. The second substrate may include a cavity, wherein the heat transfer fluid chamber may be formed between a second surface of the integrated circuit device and the cavity of the second substrate. Thus, at least a portion of a second surface of the integrated circuit device is exposed to the heat transfer fluid which flows into the heat transfer fluid chamber.Type: GrantFiled: February 27, 2019Date of Patent: October 25, 2022Assignee: Intel CorporationInventors: Cheng Xu, Junnan Zhao, Zhimin Wan, Ying Wang, Yikang Deng, Chong Zhang, Jiwei Sun, Zhenguo Jiang, Kyu-Oh Lee
-
Patent number: 11456232Abstract: Disclosed herein are thermal assemblies for multi-chip packages (MCPs), as well as related methods and devices. For example, in some embodiments, a thermal assembly for an MCP may include a heat pipe having a ring shape.Type: GrantFiled: August 10, 2018Date of Patent: September 27, 2022Assignee: Intel CorporationInventors: Zhimin Wan, Je-Young Chang, Chia-Pin Chiu, Shankar Devasenathipathy, Betsegaw Kebede Gebrehiwot, Chandra Mohan Jha
-
Patent number: 11444003Abstract: An integrated heat spreader includes channel structures assembled in a frame. Each channel structure is independent of the other, and can be used to dissipate heat from integrated circuitry at a specific location within a package, and without allowing heat from that particular location to propagate to integrated circuitry at other locations within the package. Each channel structure can be implemented with metal having a high thermal conductivity (e.g., copper). The channel structures can be used in conjunction with liquid-based cooling or air-based cooling. The frame can be implemented with low thermal conductivity molding compound or plastic so the heat transfer from one channel structure to another is inhibited. The channel structures can have different configurations (e.g., straight, pillars, and/or pin fins) to provide different rates of flow, mixing, and/or cooling. The flow direction of air or liquid for the channel structures can be the same (parallel) or different (counter).Type: GrantFiled: September 27, 2018Date of Patent: September 13, 2022Assignee: Intel CorporationInventors: Zhimin Wan, Chia-Pin Chiu, Chandra Mohan Jha, Weihua Tang, Shankar Devasenathipathy
-
Patent number: 11398414Abstract: Heat dissipation techniques include using metal features having one or more slanted or otherwise laterally-extending aspects. The metal features include, for example, tilted metal pillars, or metal bodies or fillets having an angled or sloping sidewall, or other metal features that extend both vertically and laterally. Such metal features increase the effective heat transfer area significantly by spreading heat in the in-plane (lateral) direction, in addition to the vertical direction. In some embodiments, slanted trenches are formed in photoresist/mold material deposited over a lower die, using photolithography and a multi-angle lens, or by laser drilling mold material deposited over the lower die. The trenches are then filled with metal. In other embodiments, metal features are printed on the lower die, and then molding material is deposited over the printed features. In any such cases, heat is conducted from a lower die to an upper die and/or an integrated heat spreader.Type: GrantFiled: September 26, 2018Date of Patent: July 26, 2022Assignee: Intel CorporationInventors: Zhimin Wan, Chia-Pin Chiu, Pooya Tadayon, Joe F. Walczyk, Chandra Mohan Jha, Weihua Tang, Shrenik Kothari, Shankar Devasenathipathy
-
Patent number: 11387224Abstract: A semiconductor device package structure is provided. The semiconductor device package structure includes a substrate having a cavity, and phase change material within the cavity. In an example, the phase change material has a phase change temperature lower than 120 degree centigrade. A die may be coupled to the substrate. In an example, the semiconductor device package structure includes one or more interconnect structures that are to couple the die to the phase change material within the cavity.Type: GrantFiled: October 11, 2018Date of Patent: July 12, 2022Assignee: Intel CorporationInventors: Cheng Xu, Zhimin Wan, Yikang Deng, Junnan Zhao, Chong Zhang, Chandra Mohan M Jha, Ying Wang, Kyu-oh Lee
-
Publication number: 20220199482Abstract: Embodiments disclosed herein include thermoelectric cooling (TEC) dies for multi-chip packages. In an embodiment, a TEC die comprises a glass substrate and an array of N-type semiconductor vias and P-type semiconductor vias through the glass substrate. In an embodiment, conductive traces are over the glass substrate, and individual ones of the conductive traces connect an individual one of the N-type semiconductor vias to an individual one of the P-type semiconductor vias.Type: ApplicationFiled: December 22, 2020Publication date: June 23, 2022Inventors: Chia-Pin CHIU, Zhimin WAN, Peng LI, Deepak GOYAL