Patents by Inventor Zihui Wang
Zihui Wang has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).
-
Publication number: 20150102439Abstract: The present invention is directed to an MRAM element comprising a plurality of magnetic tunnel junction (MTJ) memory elements. Each of the memory elements comprises a magnetic reference layer structure, which includes a first and a second magnetic reference layers with a tantalum perpendicular enhancement layer interposed therebetween, an insulating tunnel junction layer formed adjacent to the first magnetic reference layer opposite the tantalum perpendicular enhancement layer, and a magnetic free layer formed adjacent to the insulating tunnel junction layer. The first and second magnetic reference layers have a first fixed magnetization direction substantially perpendicular to the layer planes thereof.Type: ApplicationFiled: April 18, 2014Publication date: April 16, 2015Applicant: Avalanche Technology, Inc.Inventors: Huadong Gan, Yuchen Zhou, Yiming Huai, Zihui Wang, Xiaobin Wang
-
Patent number: 8891292Abstract: Embodiments of the invention include a voltage-switching MTJ cell structure that includes two sub-MTJs in series. Each free layer can be switched independently from the other. Each sub-MTJ has a high and a low resistance state and the MTJ cell structure can have three or four discrete resistance states. By taking advantage of the electrical field induced anisotropy combining with the spin torque effect, free layer-1 and free layer-2 can be controlled individually by voltage pulses having selected sign (polarity) and amplitude characteristics. The MTJ cell structure can be used as a fully functional logic cell with two input bit values corresponding to the high or low resistance of the two sub-MTJ structures and the output of a logical operation, e.g. an XOR function, determined by the resistance state of each MTJ cell.Type: GrantFiled: August 27, 2013Date of Patent: November 18, 2014Assignee: Avalanche Technology, Inc.Inventors: Zihui Wang, Yuchen Zhou, Yiming Huai
-
Patent number: 8891291Abstract: A magnetoresistive logic cell (MRLC) is described that includes two MTJs in series that share a common free layer (CFL). The relative magnetization orientations of the CFL and the switchable reference layer (SRL) in MTJ-1 dominate the overall resistance of the MRLC without regard to the fixed magnetization orientation of the nonswitchable reference layer in MTJ-2. High and low resistance states of the MRLC occurs based on the relative magnetization orientations of SRL and CFL. This behavior allows the MRLC to be used as a logical comparator. The CFL is switched by STT effect by application of selected relatively short voltage pulses that do not switch the SRL. A voltage-induced switching principle can be used with MRLC embodiments of the present invention to switch the SRL to parallel or anti-parallel with respect to the magnetization CFL in both perpendicular and in-plane anisotropy embodiments.Type: GrantFiled: February 22, 2013Date of Patent: November 18, 2014Assignee: Avalanche Technology, Inc.Inventors: Yuchen Zhou, Zihui Wang, Yiming Huai
-
Patent number: 8885395Abstract: A magnetoresistive logic cell (MRLC) is described that includes two MTJs in series that share a common free layer (CFL). The relative magnetization orientations of the CFL and the switchable reference layer (SRL) in MTJ-1 dominate the overall resistance of the MRLC without regard to the fixed magnetization orientation of the nonswitchable reference layer in MTJ-2. The high resistance state of the MRLC occurs when the switchable reference and common free layers have opposite magnetization orientations. The low resistance state occurs when the orientations are the same. This behavior allows the MRLC to be used as a logical comparator. The CFL is switched by STT effect by application of selected relatively short voltage pulses that do not switch the SRL. The SRL is switched with reference to the CFL by a voltage effect generated by a selected longer voltage pulse that does not switch the CFL.Type: GrantFiled: February 22, 2012Date of Patent: November 11, 2014Assignee: Avalanche Technology, Inc.Inventors: Yuchen Zhou, Zihui Wang, Yiming Huai, Rajiv Yadav Ranjan, Roger K. Malmhall
-
Patent number: 8879309Abstract: A spin-transfer torque memory random access memory (STTMRAM) cell is disclosed comprising a selected magnetic tunnel junction (MTJ) identified to be programmed; a first transistor having a first port, a second port and a gate, the first port of the first transistor coupled to the selected MTJ; a first neighboring MTJ coupled to the selected MTJ through the second port of the first transistor; a second transistor having a first port, a second port, and a gate, the first port of the second transistor coupled to the selected MTJ; a second neighboring MTJ coupled to the selected MTJ through the second port of the second transistor; a first bit/source line coupled to the second end of the selected MTJ; and a second bit/source line coupled to the second end of the first neighboring MTJ and the second end of the second neighboring MTJ.Type: GrantFiled: June 10, 2013Date of Patent: November 4, 2014Assignee: Avalanche Technology, Inc.Inventors: Yuchen Zhou, Ebrahim Abedifard, Zihui Wang
-
Patent number: 8836061Abstract: A spin transfer torque magnetic random access memory (STTMRAM) magnetic tunnel junction (MTJ) stack includes layers to which when electric current is applied cause switching of the direction of magnetization of at least one of the layer. The STTMRAM MTJ stack includes a reference layer (RL) with a direction of magnetization that is fixed upon manufacturing of the STTMRAM MTJ stack, a junction layer (JL) formed on top of the RL, a free layer (FL) formed on top of the JL. The FL has a direction of magnetization that is switchable relative to that of the RL upon the flow of electric current through the spin transfer torque magnetic random access memory (STTMRAM) magnetic tunnel junction (MTJ) stack. The STTMRAM MTJ stack further includes a spin confinement layer (SCL) formed on top of the FL, the SCL made of ruthenium.Type: GrantFiled: June 6, 2013Date of Patent: September 16, 2014Assignee: Avalanche Technology, Inc.Inventors: Yuchen Zhou, Yiming Huai, Zihui Wang, Dong Ha Jung
-
Publication number: 20140252356Abstract: Methods for testing magnetoresistance of test devices with layer stacks, such as MTJs, fabricated on a wafer are described. The test devices can be fabricated along with arrays of similarly structured memory cells on a production wafer to allow in-process testing. The test devices with contact pads at opposite ends of the bottom electrode allow resistance across the bottom electrode to be measured as a surrogate for measuring resistance between the top and bottom electrodes. An MTJ test device according to the invention has a measurable magnetoresistance (MR) between the two contact pads that is a function of the magnetic orientation of the free layer and varies with the length and width of the MTJ strip in each test device. The set of test MTJs can include a selected range of lengths to allow the tunnel magnetoresistance (TMR) and resistance area product (RA) to be estimated or predicted.Type: ApplicationFiled: March 3, 2014Publication date: September 11, 2014Applicant: Avalanche Technology Inc.Inventors: Zihui Wang, Yuchen Zhou, Yiming Huai
-
Publication number: 20140247653Abstract: The present invention is directed to a spin transfer torque magnetic random access memory (STT-MRAM) device having a plurality of memory elements. Each of the plurality of memory elements comprises a magnetic reference layer with a first invariable magnetization direction substantially perpendicular to layer plane thereof; a magnetic free layer separated from the magnetic reference layer by an insulating tunnel junction layer with the magnetic free layer having a variable magnetization direction substantially perpendicular to layer plane thereof; a dielectric layer formed in contact with the magnetic free layer opposite the insulating tunnel junction layer; and a first conductive layer formed in contact with the dielectric layer opposite the magnetic free layer.Type: ApplicationFiled: January 28, 2014Publication date: September 4, 2014Applicant: Avalanche Technology Inc.Inventors: Zihui Wang, Yuchen Zhou, Yiming Huai
-
Patent number: 8806284Abstract: A testing method is described for performing a fast bit-error rate (BER) measurement on resistance-based RAM cells, such MTJ cells, at the wafer or chip level. Embodiments use one or more specially designed test memory cells fabricated with direct electrical connections between the two electrodes of the cell and external contact pads (or points) on the surface of the wafer (or chip). In the test setup the memory cell is connected an impedance mismatched transmission line through a probe for un-buffered, fast switching of the cell between the high and low resistance states without the need for CMOS logic to select and drive the cell. The unbalanced transmission line is used generate signal reflections from the cell that are a function of the resistance state. The reflected signal is used to detect whether the test cell has switched as expected.Type: GrantFiled: May 2, 2012Date of Patent: August 12, 2014Assignee: Avalanche Technology Inc.Inventors: Zihui Wang, Yuchen Zhou, Jing Zhang, Yiming Huai
-
Publication number: 20140197505Abstract: Chip packages are described with soft-magnetic shields that are included inside or attached externally to the package containing a MRAM chip. In one group of embodiments a single shield with vias for bonding wires is affixed to the surface of the MRAM chip having the contact pads. The limitation of shield to chip distance due to bonding wire is eliminated by VIA holes according to the invention which achieves minimal spacing between the shield and chip. A second shield without vias can be positioned on the opposite side of the chip from the first shield. In one group of embodiments a hardened ferro-fluid shield can be the only shield or the structure can include a shield with or without vias. One group of embodiments includes an external shield with vias for solder access to the package contact pads affixed to the outer surface of the package.Type: ApplicationFiled: January 12, 2013Publication date: July 17, 2014Applicant: AVALANCHE TECHNOLOGY INC.Inventors: Yuchen Zhou, Bernardo Sardinha, Rajiv Yadav Ranjan, Ebrahim Abedifard, Roger Klas Malmhall, Zihui Wang, Yiming Huai, Jing Zhang
-
Publication number: 20140183608Abstract: The present invention is directed to a spin transfer torque (STT) MRAM device having a perpendicular magnetic tunnel junction (MTJ) memory element. The memory element includes a perpendicular MTJ structure in between a non-magnetic seed layer and a non-magnetic cap layer. The MTJ structure comprises a magnetic free layer structure and a magnetic reference layer structure with an insulating tunnel junction layer interposed therebetween, an anti-ferromagnetic coupling layer formed adjacent to the magnetic reference layer structure, and a magnetic fixed layer formed adjacent to the anti-ferromagnetic coupling layer. At least one of the magnetic free and reference layer structures includes a non-magnetic perpendicular enhancement layer, which improves the perpendicular anisotropy of magnetic layers adjacent thereto.Type: ApplicationFiled: March 5, 2014Publication date: July 3, 2014Applicant: Avalanche Technology Inc.Inventors: Huadong Gan, Yiming Huai, Xiaobin Wang, Yuchen Zhou, Zihui Wang
-
Publication number: 20140169083Abstract: Embodiments of the invention include a voltage-switching MTJ cell structure that includes two sub-MTJs in series. Each free layer can be switched independently from the other. Each sub-MTJ has a high and a low resistance state and the MTJ cell structure can have three or four discrete resistance states. By taking advantage of the electrical field induced anisotropy combining with the spin torque effect, free layer-1 and free layer-2 can be controlled individually by voltage pulses having selected sign (polarity) and amplitude characteristics. The MTJ cell structure can be used as a fully functional logic cell with two input bit values corresponding to the high or low resistance of the two sub-MTJ structures and the output of a logical operation, e.g. an XOR function, determined by the resistance state of each MTJ cell.Type: ApplicationFiled: August 27, 2013Publication date: June 19, 2014Applicant: Avalanche Technology Inc.Inventors: Zihui Wang, Yuchen Zhou, Yiming Huai
-
Publication number: 20140151827Abstract: The present invention is directed to an STT-MRAM device including a plurality of magnetic tunnel junction (MTJ) memory elements. Each of the memory elements comprises a magnetic free layer structure and a magnetic reference layer structure with an insulating tunnel junction layer interposed therebetween; and a magnetic fixed layer separated from the magnetic reference layer structure by an anti-ferromagnetic coupling layer.Type: ApplicationFiled: February 5, 2014Publication date: June 5, 2014Applicant: Avalanche Technology Inc.Inventors: Yuchen Zhou, Zihui Wang, Huadong Gan, Yiming Huai
-
Publication number: 20140042571Abstract: The present invention is directed to a spin transfer torque (STT) MRAM device having a perpendicular magnetic tunnel junction (MTJ) memory element. The memory element includes a perpendicular MTJ structure in between a non-magnetic seed layer and a non-magnetic cap layer. The MTJ structure comprises a magnetic free layer structure and a magnetic reference layer structure with an insulating tunnel junction layer interposed therebetween, an anti-ferromagnetic coupling layer formed adjacent to the magnetic reference layer structure, and a magnetic fixed layer formed adjacent to the anti-ferromagnetic coupling layer. At least one of the magnetic free and reference layer structures includes a non-magnetic perpendicular enhancement layer, which improves the perpendicular anisotropy of magnetic layers adjacent thereto.Type: ApplicationFiled: October 14, 2013Publication date: February 13, 2014Applicant: Avalanche Technology Inc.Inventors: Huadong Gan, Yiming Huai, Yuchen Zhou, Xiaobin Wang, Zihui Wang, Bing K Yen
-
Publication number: 20140008744Abstract: A spin-torque transfer magnetic random access memory (STTMRAM) element employed to store a state based on the magnetic orientation of a free layer, the STTMRAM element is made of a first perpendicular free layer (PFL) including a first perpendicular enhancement layer (PEL). The first PFL is formed on top of a seed layer. The STTMRAM element further includes a barrier layer formed on top of the first PFL and a second perpendicular reference layer (PRL) that has a second PEL, the second PRL is formed on top of the barrier layer. The STTMRAM element further includes a capping layer that is formed on top of the second PRL.Type: ApplicationFiled: September 9, 2013Publication date: January 9, 2014Applicant: Avalanche Technology Inc.Inventors: Yiming Huai, Yuchen Zhou, Huadong Gan, Zihui Wang
-
Publication number: 20130334633Abstract: A spin transfer torque magnetic random access memory (STTMRAM) magnetic tunnel junction (MTJ) stack includes layers to which when electric current is applied cause switching of the direction of magnetization of at least one of the layer. The STTMRAM MTJ stack includes a reference layer (RL) with a direction of magnetization that is fixed upon manufacturing of the STTMRAM MTJ stack, a junction layer (JL) formed on top of the RL, a free layer (FL) formed on top of the JL. The FL has a direction of magnetization that is switchable relative to that of the RL upon the flow of electric current through the spin transfer torque magnetic random access memory (STTMRAM) magnetic tunnel junction (MTJ) stack. The STTMRAM MTJ stack further includes a spin confinement layer (SCL) formed on top of the FL, the SCL made of ruthenium.Type: ApplicationFiled: June 6, 2013Publication date: December 19, 2013Inventors: Yuchen Zhou, Yiming Huai, Zihui Wang, Dong Ha Jung
-
Patent number: 8611145Abstract: A spin-torque transfer memory random access memory (STTMRAM) cell is disclosed comprising a selected magnetic tunnel junction (MTJ) identified to be programmed; a first transistor having a first port, a second port and a gate, the first port of the first transistor coupled to the selected MTJ; a first neighboring MTJ coupled to the selected MTJ through the second port of the first transistor; a second transistor having a first port, a second port, and a gate, the first port of the second transistor coupled to the selected MTJ; a second neighboring MTJ coupled to the selected MTJ through the second port of the second transistor; a first bit/source line coupled to the second end of the selected MTJ; and a second bit/source line coupled to the second end of the first neighboring MTJ and the second end of the second neighboring MTJ.Type: GrantFiled: December 18, 2012Date of Patent: December 17, 2013Assignee: Avalanche Technology, Inc.Inventors: Yuchen Zhou, Ebrahim Abedifard, Zihui Wang
-
Publication number: 20130294144Abstract: A testing method is described for performing a fast bit-error rate (BER) measurement on resistance-based RAM cells, such MTJ cells, at the wafer or chip level. Embodiments use one or more specially designed test memory cells fabricated with direct electrical connections between the two electrodes of the cell and external contact pads (or points) on the surface of the wafer (or chip). In the test setup the memory cell is connected an impedance mismatched transmission line through a probe for un-buffered, fast switching of the cell between the high and low resistance states without the need for CMOS logic to select and drive the cell. The unbalanced transmission line is used generate signal reflections from the cell that are a function of the resistance state. The reflected signal is used to detect whether the test cell has switched as expected.Type: ApplicationFiled: May 2, 2012Publication date: November 7, 2013Inventors: Zihui Wang, Yuchen Zhou, Jing Zhang, Yiming Huai
-
Publication number: 20130272062Abstract: A spin-transfer torque memory random access memory (STTMRAM) cell is disclosed comprising a selected magnetic tunnel junction (MTJ) identified to be programmed; a first transistor having a first port, a second port and a gate, the first port of the first transistor coupled to the selected MTJ; a first neighboring MTJ coupled to the selected MTJ through the second port of the first transistor; a second transistor having a first port, a second port, and a gate, the first port of the second transistor coupled to the selected MTJ; a second neighboring MTJ coupled to the selected MTJ through the second port of the second transistor; a first bit/source line coupled to the second end of the selected MTJ; and a second bit/source line coupled to the second end of the first neighboring MTJ and the second end of the second neighboring MTJ.Type: ApplicationFiled: June 10, 2013Publication date: October 17, 2013Inventors: Yuchen Zhou, Ebrahim Abedifard, Zihui Wang
-
Publication number: 20130215672Abstract: A magnetoresistive logic cell (MRLC) is described that includes two MTJs in series that share a common free layer (CFL). The relative magnetization orientations of the CFL and the switchable reference layer (SRL) in MTJ-1 dominate the overall resistance of the MRLC without regard to the fixed magnetization orientation of the nonswitchable reference layer in MTJ-2. The high resistance state of the MRLC occurs when the switchable reference and common free layers have opposite magnetization orientations. The low resistance state occurs when the orientations are the same. This behavior allows the MRLC to be used as a logical comparator. The CFL is switched by STT effect by application of selected relatively short voltage pulses that do not switch the SRL. The SRL is switched with reference to the CFL by a voltage effect generated by a selected longer voltage pulse that does not switch the CFL.Type: ApplicationFiled: February 22, 2012Publication date: August 22, 2013Inventors: Yuchen Zhou, Zihui Wang, Yiming Huai, Yadav Ranjan, Roger K. Malmhall