Capacitor formed on a recrystallized polysilicon layer and a method of manufacture therefor
The present invention provides a semiconductor device, a method of manufacture therefor, and an integrated circuit including the semiconductor device. The semiconductor device, among other elements, includes a recrystallized polysilicon layer 148 located over a gate electrode layer 143, a capacitor 170 located on the recrystallized polysilicon layer 148. The capacitor 170, in this embodiment, includes a first electrode 173, an insulator 175 located over the first electrode 173, and a second electrode 178 located over the insulator 175.
Latest Texas Instruments, Incorporated Patents:
The present invention is directed, in general, to a semiconductor device and, more specifically, to a capacitor formed on a recrystallized polysilicon layer and a method of manufacture therefor.
BACKGROUND OF THE INVENTIONModern electronic equipment such as televisions, telephones, radios and computers are generally constructed of solid state devices. Solid state devices are preferred in electronic equipment because they are extremely small and relatively inexpensive. Additionally, solid state devices are very reliable because they have no moving parts, but are based on the movement of charge carriers.
Solid state devices may be transistors, capacitors, resistors and other semiconductor devices. Typically, such devices are fabricated on a substrate and interconnected to form memory arrays, logic structures, timers and other integrated circuits. One type of memory array is a dynamic random access memory (DRAM) in which memory cells retain information only temporarily and are refreshed at periodic intervals. Despite this limitation, DRAMs are widely used because they provide low cost per bit of memory, high device density and feasibility of use.
In a DRAM, each memory cell typically includes an access transistor coupled to a storage capacitor. In order to fabricate high density DRAMs, the storage capacitors must take up less planar area in the memory cells. As storage capacitors are scaled down in dimensions, a sufficiently high storage capacity must be maintained. Efforts to maintain storage capacity have concentrated on building three-dimensional capacitor structures that increase the capacitor surface area. The increased surface area provides for increased storage capacity. Three-dimensional capacitor structures typically include trench capacitors and stacked capacitors. While trench capacitors are still used, many of the capacitors currently used are of the stacked capacitor type.
Stacked capacitors typically include first and second conductive electrodes separated by an insulative material. Often the first, or lower electrode, comprises a material such as cobalt silicide, the insulative material comprises a material such as silicon dioxide, and the second, or upper electrode, comprises a material such as titanium nitride. This is particularly the case when striving for high performance capacitors.
While the above-discussed capacitors are used as high performance capacitors, their use is not without certain drawbacks. One such drawback stems from the difficulty in forming substantially planar first, or lower electrodes. Specifically, the first, or lower electrodes, presently have varying and unpredictable amounts of roughness. This unfortunately, causes the capacitors to have varying and unpredictable amounts of capacitance, as a result of the increased or decreased surface area of the first, or lower electrode. It has been observed that the varying and unpredictable amounts of roughness are particularly evident when the first, or lower electrode, is formed over a polysilicon substrate. Unfortunately, these capacitors are often formed directly on the polysilicon gate of the underlying transistor, which exaggerates this problem.
Accordingly, what is needed in the art is a capacitor that does not experience the lower electrode roughness experienced by the prior art capacitors.
SUMMARY OF THE INVENTIONTo address the above-discussed deficiencies of the prior art, the present invention provides a semiconductor device, a method of manufacture therefor, and an integrated circuit including the semiconductor device. The semiconductor device, among other elements, includes a recrystallized polysilicon layer located over a gate electrode layer, and a capacitor located on the recrystallized polysilicon layer. The capacitor, in this embodiment, includes a first electrode, an insulator located over the first electrode, and a second electrode located over the insulator.
In addition to the semiconductor device, the present invention provides a method of manufacturing the semiconductor device. The method for manufacturing the semiconductor device includes forming an amorphous silicon layer over a substrate, then changing the amorphous silicon layer to a recrystallized polysilicon layer. The method further includes creating a capacitor on the recrystallized polysilicon layer, wherein the capacitor includes a first electrode, an insulator located over the first electrode, and a second electrode located over the insulator.
The present invention, as mentioned above, further includes an integrated circuit. The integrated circuit includes 1) transistors located over a substrate, wherein at least one of the transistors includes a gate electrode stack comprising a recrystallized polysilicon layer located over a gate electrode layer, 2) a capacitor located on the recrystallized polysilicon layer, wherein the capacitor includes a first electrode, an insulator located over the first electrode, and a second electrode located over the insulator, and 3) an interlevel dielectric layer located over the substrate, the interlevel dielectric layer having interconnects located therein for contacting at least one of the gate electrode stack or the capacitor.
The foregoing has outlined preferred and alternative features of the present invention so that those skilled in the art may better understand the detailed description of the invention that follows. Additional features of the invention will be described hereinafter that form the subject of the claims of the invention. Those skilled in the art should appreciate that they can readily use the disclosed conception and specific embodiment as a basis for designing or modifying other structures for carrying out the same purposes of the present invention. Those skilled in the art should also realize that such equivalent constructions do not depart from the spirit and scope of the invention.
BRIEF DESCRIPTION OF THE DRAWINGSThe invention is best understood from the following detailed description when read with the accompanying FIGUREs. It is emphasized that in accordance with the standard practice in the semiconductor industry, various features are not drawn to scale. In fact, the dimensions of the various features may be arbitrarily increased or reduced for clarity of discussion. Reference is now made to the following descriptions taken in conjunction with the accompanying drawings, in which:
Referring initially to
The gate structure 130 illustrated in
The semiconductor device 100 illustrated in
Located on the recrystallized polysilicon layer 148 of the gate electrode stack 140 is a capacitor 170. The capacitor 170, which often is a high performance capacitor, includes a first electrode 173, or in this instance a lower electrode, located on the recrystallized polysilicon layer 148. The capacitor 170 further includes an insulator 175 located over the first electrode 173, as well as a second electrode 178, or in this instance an upper electrode, located over the insulator 175.
Unique to the present invention, the first electrode 173, which may comprise a silicide or more particularly a cobalt silicide, may have a reduced surface roughness. For example, the first electrode 173 may have a surface roughness less than about 2.5 nm, or in an exemplary embodiment a surface roughness ranging from about 1 nm to about 2 nm. As the first electrode 173 is formed on the recrystallized polysilicon layer 148 rather than a conventional polysilicon layer or another different material, these reduced surface roughness values are attainable. The first electrode, among others, may also have a thickness that ranges from about 15 nm to about 70 nm.
While the embodiment of
Turning now to
Located within the substrate 210 in the embodiment shown in
In the illustrative embodiment of
Turning now to
To form the gate structure 310 shown in
While the thickness of the gate oxide may vary greatly, in an advantageous embodiment of the present invention the thickness of the polysilicon gate electrode 333 should range from about 50 nm to about 150 nm and the thickness of the amorphous silicon layer should range from about 15 nm to about 75 nm. The thickness of the amorphous silicon layer, however, is particularly dependent on the thickness of the first electrode layer that will subsequently be deposited thereon. For example, if the subsequently deposited first electrode layer comprises cobalt, it takes approximately 3.6 nm of silicon for every 1 nm of cobalt to form about 3.5 nm of cobalt silicide. If one were wishing to use cobalt silicide as the first electrode, one could use this ratio to choose a particular thickness of the amorphous silicon layer.
Turning now to
Turning now to
Similarly, the highly doped source/drain implants 520 may be conventionally formed. Generally the highly doped source/drain implants 520 have a peak dopant concentration ranging from about 1E18 atoms/cm3 to about 1E21 atoms/cm3. Also, the highly doped source/drain implants 520 should typically have a dopant type opposite to that of the well region 230 they are located within. Accordingly, in the illustrative embodiment shown in
Turning now to
Turning now to
The first electrode layer 710 of
It should be mentioned that prior to forming the first electrode layer 710 the upper surface of the recrystallized polysilicon layer 620 may be cleaned. While it is not entirely imperative, it is believed that a surface cleaning using a diluted HF solution and/or an in-situ plasma (in the same cluster tool as the deposition chamber) would benefit the interface between the recrystallized polysilicon layer 620 and the first electrode layer 710.
Turning now to
The first RTA process may be conducted using a variety of different temperatures and times. Nonetheless, it is believed that the first RTA process, in an exemplary embodiment, should be conducted in a rapid thermal processing tool at a temperature ranging from about 400° C. to about 600° C. for a time period ranging from about 5 second to about 60 seconds. The specific temperature and time period are typically based, however, on the ability to form the silicide 810 to a desired thickness.
The thickness of the resulting silicide 810 and recrystallized polysilicon layer 620 will most likely be different from the original first electrode layer 710 and original recrystallized polysilicon layer 620, respectively. It is believed that the resulting silicide layer should have a thickness ranging from about 8 nm to about 40 nm and the remaining recrystallized polysilicon layer 620 should have a thickness ranging from about 7 nm to about 35 nm. This is a result of the silicide 810 consuming at least a portion of the original recrystallized polysilicon layer 620.
After forming the silicide 810 to a desired thickness, a selective etch is used to remove any un-reacted first electrode layer 710, as well as remove the capping layer 720. The selective etch, among others, could comprise a H2SO4—H2O2—H2O solution. What remains after the selective etch is the silicide 810, which in this embodiment comprises CoSi.
Turning now to
The second RTA process may also be conducted using a variety of different temperatures and times. Nonetheless, it is believed that the second RTA process, in an exemplary embodiment, should be conducted in a rapid thermal processing tool at a temperature ranging from about 700° C. to about 900° C. for a time period ranging from about 5 second to about 60 seconds.
After completing the silicide layer 910, the manufacture of the capacitor would continue in a conventional manner. Specifically, an insulator and a second electrode would be formed over the silicide layer 910. What results after completion of the capacitor is a device similar to the semiconductor device 100 illustrated in
Turning now to
With reference to graph 1000, notice how the sheet resistance and surface nonuniformity are highest for situation 1. For instance, situation 1 shows a sheet resistance of about 32 ohms/sq and a surface nonuniformity of about 8%. In contrast, situation 3 shows a sheet resistance of only about 24 ohms/sq and a surface nonuniformity of only about 5%. Similarly, situation 2 shows a sheet resistance of only about 21 ohms/sq and a surface nonuniformity of about 4%. Clearly then, the use of the recrystallized polysilicon layer has its advantages. It is believed that the smoother surface of the recrystallized polysilicon layer, as compared to the standard polysilicon layer, helps provide these superior results.
Turning briefly to
One might ask, at least in view of the information provided in
Referring finally to
Although the present invention has been described in detail, those skilled in the art should understand that they can make various changes, substitutions and alterations herein without departing from the spirit and scope of the invention in its broadest form.
Claims
1. (canceled)
2. A semiconductor device, comprising:
- a recrystallized polysilicon layer located over a gate electrode layer; and
- a capacitor located on said recrystallized polysilicon layer, said capacitor, including; a first electrode; an insulator located over said first electrode; and a second electrode located over said insulator.
- wherein said first electrode comprises a silicide.
3. The semiconductor device as recited in claim 2 wherein said first electrode comprises cobalt silicide.
4. The semiconductor device as recited in claim 2 wherein said first electrode has a surface roughness ranging from about 1 nm to about 2 nm.
5. A semiconductor device, comprising:
- a recrystallized polysilicon layer located over a gate electrode layer; and
- a capacitor located on said recrystallized polysilicon layer, said capacitor, including; a first electrode; an insulator located over said first electrode; and a second electrode located over said insulator;
- wherein at least a portion of said recrystallized polysilicon layer forms a portion of said first electrode.
6. The semiconductor device as recited in claim 5 wherein said recrystallized polysilicon layer has a final thickness ranging from about 7 nm to about 35 nm.
7. A semiconductor device, comprising:
- a recrystallized polysilicon layer located over a gate electrode layer; and
- a capacitor located on said recrystallized polysilicon layer, said capacitor, including; a first electrode; an insulator located over said first electrode; and a second electrode located over said insulator;
- wherein said gate electrode layer is a polysilicon layer and said recrystallized polysilicon layer is located on said polysilicon layer.
8. The semiconductor device as recited in claim 7 wherein said polysilicon layer and said recrystallized polysilicon layer form at least a portion of a gate electrode stack.
9. A method for manufacturing a semiconductor device, comprising:
- forming an amorphous silicon layer over a substrate;
- changing said amorphous silicon layer to a recrystallized polysilicon layer; and
- creating a capacitor on said recrystallized polysilicon layer, said capacitor including; a first electrode; an insulator located over said first electrode; a second electrode located over said insulator.
10. The method as recited in claim 9 wherein forming an amorphous silicon layer includes depositing an amorphous silicon layer having a thickness ranging from about 15 nm to about 75 nm.
11. The method as recited in claim 9 wherein changing said amorphous silicon layer to a recrystallized polysilicon layer includes subjecting said amorphous silicon layer to an annealing process, said annealing process causing said amorphous silicon layer to become said recrystallized polysilicon layer.
12. The method as recited in claim 11 wherein subjecting said amorphous silicon layer to an annealing process includes subjecting said amorphous silicon layer to a temperature ranging from about 1000□ C to about 1100□ C.
13. The method as recited in claim 9 wherein forming an amorphous silicon layer over a substrate includes forming an amorphous silicon layer on a polysilicon layer, wherein said amorphous silicon layer and said polysilicon layer form at least a part of a gate electrode stack.
14. The method as recited in claim 13 wherein said amorphous silicon layer has a thickness ranging from about 15 nm to about 75 nm and said polysilicon layer has a thickness ranging from about 50 nm to about 150 nm.
15. The method as recited in claim 9 wherein creating a capacitor first electrode includes creating a capacitor first electrode comprising a silicide.
16. The method as recited in claim 14 wherein said silicide comprises cobalt silicide.
17. The method as recited in claim 9 wherein creating a capacitor first electrode includes creating a capacitor first electrode having a surface roughness ranging from about 1 nm to about 2 nm.
18. The method as recited in claim 9 wherein creating a capacitor first electrode includes creating a capacitor first electrode having a thickness ranging from about 15 nm to about 70 nm.
19. An integrated circuit, comprising:
- transistors located over a substrate, wherein at least one of said transistors includes a gate electrode stack comprising a recrystallized polysilicon layer located over a gate electrode layer;
- a capacitor located on said recrystallized polysilicon layer, said capacitor including; a first electrode; an insulator located over said first electrode; and a second electrode located over said insulator; and
- an interlevel dielectric layer located over said substrate, said interlevel dielectric layer having interconnects located therein for contacting at least one of said gate electrode stack or said capacitor.
20. The integrated circuit as recited in claim 18 wherein at least a portion of said recrystallized polysilicon layer forms a portion of said first electrode.
21. The integrated circuit as recited in claim 18 wherein said transistors are selected from the group consisting of:
- a CMOS transistor;
- a bipolar transistor; and
- a biCMOS transistor.
Type: Application
Filed: Nov 25, 2003
Publication Date: May 26, 2005
Applicant: Texas Instruments, Incorporated (Dallas, TX)
Inventors: Jiong-Ping Lu (Richardson, TX), Haowen Bu (Plano, TX), Clint Montgomery (Coppell, TX)
Application Number: 10/722,013