Semiconductor device and manufacturing method therefor
There is disclosed a semiconductor device comprising at least one semiconductor element, one chip mounting base being provided at least one first interconnection on one major surface thereof and at least one second interconnection on the other major surface thereof, and the semiconductor element being electrically connected to at least the one first interconnection and mounted on the one major surface, a sealing member being provided on the one major surface of the chip mounting base and covering the semiconductor element and the first interconnection, at least one third interconnection being provided on a surface of the sealing member, and at least one fourth interconnection being provided in the sealing member and the chip mounting base, and electrically connected to the first interconnection, the second interconnection, and the third interconnection.
This application is based upon and claims the benefit of priority from prior Japanese Patent Application No. 2004-136255, filed Apr. 30, 2004, the entire contents of which are incorporated herein by reference.
BACKGROUND OF THE INVENTION1. Field of the Invention
The present invention relates to a semiconductor device packaging technique and, more particularly, to a semiconductor device having a structure in which a plurality of semiconductor elements can be stacked while electrically connected to each other, and a manufacturing method therefore.
2. Description of the Related Art
Some of semiconductor devices comprise a plurality of semiconductor chips (semiconductor elements), and these semiconductor devices are generally called multichip packages or multichip modules. Semiconductor devices having the multichip structure include chip-stacked semiconductor devices in which a plurality of semiconductor chips are stacked and mounted. In order to obtain the chip-stacked semiconductor device, there have been proposed many techniques of stacking a plurality of semiconductor devices (packages or modules) in each of which one or a plurality of semiconductor chips are mounted. These techniques are disclosed in, e.g., Jpn. Pat. Appln. KOKAI Publication Nos. 2002-134653, 2002-170906, 2002-184796, 2002-170921, and 2002-305364.
A chip-stacked multichip package (multichip module) is fabricated by stacking a plurality of semiconductor packages (semiconductor modules) by, e.g., the following fabrication method. First, packages are fabricated as individual packages for respective layers. Then, the packages are stacked into one multichip package, and a lower interconnection (lower connecting terminal) for mounting the package on a packaging substrate is provided on the lowermost package. When other electrical components and the like are to be mounted on the package, an upper interconnection (upper connecting terminal) is provided on the uppermost package. Alternatively, the lowermost package is fabricated in advance as a substrate package having a structure dedicated to package a substrate, or the uppermost package is fabricated in advance as a component package having a structure dedicated to package a component.
This technique hardly increases the production efficiency of all packages because packages are fabricated as individual packages for respective layers. The equipment cost may rise due to, for example, the necessity of assembly equipment dedicated to each package. High equipment cost increases the production cost of each package. This leads to high production cost of the whole multichip package of stacked packages and high production cost of a semiconductor device having the multichip package.
BRIEF SUMMARY OF THE INVENTIONAccording to an aspect of the invention, there is provided a semiconductor device comprising: at least one semiconductor element; one chip mounting base being provided at least one first interconnection on one major surface thereof and at least one second interconnection on the other major surface thereof, and the semiconductor element being electrically connected to at least the one first interconnection and mounted on the one major surface; a sealing member being provided on the one major surface of the chip mounting base and covering the semiconductor element and the first interconnection; at least one third interconnection being provided on a surface of the sealing member; and at least one fourth interconnection being provided in the sealing member and the chip mounting base, and electrically connected to the first interconnection, the second interconnection, and the third interconnection.
According to another aspect of the invention, there is provided a semiconductor device comprising: at least one semiconductor element; one chip mounting base being provided at least one first interconnection on one major surface thereof and at least one second interconnection which is electrically connected to at least the one first interconnection with extending through a base body of the chip mounting base and being exposed on the other major surface thereof, and the semiconductor element being electrically connected to at least the one first interconnection and mounted on the one major surface; a sealing member being provided on the one major surface of the chip mounting base and covering the semiconductor element and the first interconnection; at least one third interconnection being provided on a surface of the sealing member; and at least one fourth interconnection being provided in the sealing member and electrically connected to the first interconnection and the third interconnection.
According to another aspect of the invention, there is provided a semiconductor device comprising: at least one semiconductor element; at least one first interconnection which is electrically connected to the semiconductor element; a sealing member being provided with covering the semiconductor element and a connecting portion between the semiconductor element and the first interconnection and with exposing at least one end of the first interconnection; at least one second interconnection and at least one third interconnection being provided on a surface of the sealing member with facing each other and with sandwiching the semiconductor element and the first interconnection between the second interconnection and the third interconnection; and at least one fourth interconnection being provided in the sealing member and electrically connected to the first interconnection, the second interconnection, and the third interconnection.
According to another aspect of the invention, there is provided a semiconductor device comprising: a plurality of stacked semiconductor devices, wherein at least two the semiconductor devices adjacent in a stacking direction comprising; at least one semiconductor element; one chip mounting base being provided at least one first interconnection on one major surface thereof and at least one second interconnection on the other major surface thereof, and the semiconductor element being electrically connected to at least the one first interconnection and mounted on the one major surface; a sealing member being provided on the one major surface of the chip mounting base and covering the semiconductor element and the first interconnection; at least one third interconnection being provided on a surface of the sealing member; at least one fourth interconnection being provided in the sealing member and the chip mounting base, and electrically connected to the first interconnection, the second interconnection, and the third interconnection; and the second interconnections, the third interconnections, or the second interconnections and the third interconnections of at least two the semiconductor devices adjacent in a stacking direction being electrically connected.
According to another aspect of the invention, there is provided a semiconductor device comprising: a plurality of stacked semiconductor devices, wherein at least two the semiconductor devices adjacent in a stacking direction comprising; at least one semiconductor element; one chip mounting base being provided at least one first interconnection on one major surface thereof and at least one second interconnection which is electrically connected to at least the one first interconnection with extending through a base body of the chip mounting base and being exposed on the other major surface thereof, and the semiconductor element being electrically connected to at least the one first interconnection and mounted on the one major surface; a sealing member being provided on the one major surface of the chip mounting base and covering the semiconductor element and the first interconnection; at least one third interconnection being provided on a surface of the sealing member; at least one fourth interconnection being provided in the sealing member and electrically connected to the first interconnection and the third interconnection; and the second interconnections, the third interconnections, or the second interconnections and the third interconnections of at least two the semiconductor devices adjacent in a stacking direction being electrically connected.
According to another aspect of the invention, there is provided a semiconductor device comprising: a plurality of stacked semiconductor devices, wherein at least two the semiconductor devices adjacent in a stacking direction comprising; at least one semiconductor element; at least one first interconnection which is electrically connected to the semiconductor element; a sealing member being provided with covering the semiconductor element and a connecting portion between the semiconductor element and the first interconnection and with exposing at least one end of the first interconnection; at least one second interconnection and at least one third interconnection being provided on a surface of the sealing member with facing each other and with sandwiching the semiconductor element and the first interconnection between the second interconnection and the third interconnection; at least one fourth interconnection being provided in the sealing member and electrically connected to the first interconnection, the second interconnection, and the third interconnection; and the first interconnections, the second interconnections, the third interconnections, or predetermined interconnections out of the first interconnections, the second interconnections, and the third interconnections of at least two the semiconductor devices adjacent in a stacking direction being electrically connected.
According to another aspect of the invention, there is provided a semiconductor device manufacturing method comprising: electrically connecting at least one semiconductor element to at least one first interconnection and mounting the semiconductor element on one major surface of a chip mounting base in which at least the one first interconnection is provided on the one major surface and at least one second interconnection is provided on the other major surface; and providing a sealing member on the one major surface of the chip mounting base with covering the semiconductor element and the first interconnection, providing at least one third interconnection on a surface of the sealing member, and providing in the sealing member and the chip mounting base at least one fourth interconnection which is electrically connected to the first interconnection, the second interconnection, and the third interconnection.
According to another aspect of the invention, there is provided a semiconductor device manufacturing method comprising: electrically connecting at least one semiconductor element to at least one first interconnection and mounting the semiconductor element on one major surface of a chip mounting base in which at least the one first interconnection is provided on the one major surface and at least one second interconnection which is electrically connected to at least the one first interconnection is provided with extending through a base body and being exposed on the other major surface; and providing a sealing member on the one major surface of the chip mounting base with covering the semiconductor element and the first interconnection, providing at least one third interconnection on a surface of the sealing member, and providing in the sealing member at least one fourth interconnection which is electrically connected to the first interconnection and the third interconnection.
According to another aspect of the invention, there is provided a semiconductor device manufacturing method comprising: electrically connecting at least one semiconductor element to at least one first interconnection; and providing a sealing member with covering the semiconductor element and a connecting portion between the semiconductor element and the first interconnection and with exposing at least one end of the first interconnection, providing at least one second interconnection and at least one third interconnection on a surface of the sealing member with facing each other and with sandwiching the semiconductor element and the first interconnection between the second interconnection and the third interconnection, and providing in the sealing member at least one fourth interconnection which is electrically connected to the first interconnection, the second interconnection, and the third interconnection.
According to another aspect of the invention, there is provided a semiconductor device manufacturing method comprising: stacking a plurality of semiconductor devices, wherein at least two the semiconductor devices adjacent in a stacking direction being fabricated by electrically connecting at least one semiconductor element to at least one first interconnection and mounting the semiconductor element on one major surface of a chip mounting base in which at least the one first interconnection is provided on the one major surface and at least one second interconnection is provided on the other major surface; and providing a sealing member on the one major surface of the chip mounting base with covering the semiconductor element and the first interconnection, providing at least one third interconnection on a surface of the sealing member, and providing in the sealing member and the chip mounting base at least one fourth interconnection which is electrically connected to the first interconnection, the second interconnection, and the third interconnection; and electrically connecting the second interconnections, the third interconnections, or the second interconnections and the third interconnections of at least two the semiconductor devices adjacent in a stacking direction.
According to another aspect of the invention, there is provided a semiconductor device manufacturing method comprising: stacking a plurality of semiconductor devices, wherein at least two the semiconductor devices adjacent in a stacking direction being fabricated by electrically connecting at least one semiconductor element to at least one first interconnection and mounting the semiconductor element on one major surface of a chip mounting base in which at least the one first interconnection is provided on the one major surface and at least one second interconnection which is electrically connected to at least the one first interconnection is provided with extending through a base body and being exposed on the other major surface; and providing a sealing member on the one major surface of the chip mounting base with covering the semiconductor element and the first interconnection, providing at least one third interconnection on a surface of the sealing member, and providing in the sealing member at least one fourth interconnection which is electrically connected to the first interconnection and the third interconnection; and electrically connecting the second interconnections, the third interconnections, or the second interconnections and the third interconnections of at least two the semiconductor devices adjacent in a stacking direction.
According to a further aspect of the invention, there is provided a semiconductor device manufacturing method comprising: stacking a plurality of semiconductor devices, wherein at least two the semiconductor devices adjacent in a stacking direction being fabricated by electrically connecting at least one semiconductor element to at least one first interconnection; and providing a sealing member with covering the semiconductor element and a connecting portion between the semiconductor element and the first interconnection and with exposing at least one end of the first interconnection, providing at least one second interconnection and at least one third interconnection on a surface of the sealing member with facing each other and with sandwiching the semiconductor element and the first interconnection between the second interconnection and the third interconnection, and providing in the sealing member at least one fourth interconnection which is electrically connected to the first interconnection, the second interconnection, and the third interconnection; and electrically connecting the first interconnections, the second interconnections, the third interconnections, or predetermined interconnections out of the first interconnections, the second interconnections, and the third interconnections of at least two the semiconductor devices adjacent in a stacking direction.
BRIEF DESCRIPTION OF THE SEVERAL VIEWS OF THE DRAWING
Preferred embodiments according to the present invention will be described below with reference to the several views of the accompanying drawing.
First Embodiment The first embodiment according to the first embodiment will be described with reference to
In the first embodiment, interconnection layers are provided not only on the non-chip mounting surface (lower surface) of a chip mounting base but also the surface layer (upper surface) of a sealing resin in a semiconductor package (semiconductor device) in which, for example, a semiconductor chip on the chip mounting base is sealed with a resin. More specifically, interconnection layers are provided on the upper and lower (front and back) sides of the semiconductor package. This structure allows easily packaging commercially available existing semiconductor package, passive components, and the like on the semiconductor package of the first embodiment while mounting the semiconductor package on another packaging base. A semiconductor device and a manufacturing method therefor according to this embodiment will be described in detail with reference to the several views of the drawing.
As shown in
As shown in
At least one of the first interconnections 5 serves as a chip interconnection which is electrically connected to the semiconductor chip 1. In other words, not all the first interconnections 5 are formed as chip interconnections. Some of the first interconnections 5 may not be electrically connected to the semiconductor chip 1. For example, although not shown, a first interconnection 5 which is not connected to the semiconductor chip 1 may be formed as a so-called dummy interconnection. Alternatively, a first interconnection 5 which is not connected to the semiconductor chip 1 may be formed as part of a so-called relay interconnection for electrically connecting, without the mediacy of the semiconductor chip 1, external devices or other components connected to the semiconductor device 20 via the second interconnection 6 and a third interconnection 13 (to be described later). In the following description, the first interconnections 5 are simply explained as chip interconnections, unless otherwise specified.
The chip interconnections 5 and chip mount die pad 8 are formed by etching the Cu foil 4 on the chip mounting surface 2a. More specifically, a photoresist (not shown) is applied with a predetermined pattern onto the surface of the Cu foil 4 on the chip mounting surface 2a, and then exposed. Accordingly, a resist mask (not shown) is formed on the surface of the Cu foil 4 on the chip mounting surface 2a. The photoresist pattern is determined in accordance with the layout of one or a plurality of connecting pads (electrodes or terminals: not shown) of the semiconductor chip (silicon element) 1 to be mounted on the flexible base 2. After that, the Cu foil 4 on the chip mounting surface 2a undergoes etching, development, or the like, leaving the Cu foil 4 with a predetermined pattern. As a result, a plurality of chip interconnections 5 with the predetermined pattern are formed on the chip mounting surface 2a of the flexible base 2. The chip interconnections (first interconnections) 5 are formed by patterning the Cu foil 4 on the chip mounting surface 2a of the flexible base 2 into a predetermined pattern. That is, the chip interconnections (first interconnections) 5 are substantially part of the Cu foil 4 provided in advance on the chip mounting surface 2a of the flexible base 2.
The chip interconnections 5 electrically connect the semiconductor chip 1, at least one second interconnection 6 (to be described later), and at least one third interconnection 13 (to be described later) together with at least one fourth interconnection 15 in a predetermined pattern. As will be described later, the second and third interconnections 6 and 13 form external interconnections (external terminals) of the semiconductor device 20. Part of the chip interconnection 5 has a pad connecting portion (contact) 5a to which each pad of the semiconductor chip 1 is to be electrically connected.
In etching for forming the chip interconnections 5, the surface of the Cu foil 4 on a major surface of the flexible base 2 opposite to the chip mounting surface 2a is entirely covered with a mask (not shown). That is, the mask entirely covers the surface of the Cu foil 4 on a non-chip mounting surface 2b serving as a major surface of the flexible base 2 on which no semiconductor chip 1 is mounted. The Cu foil 4 on the non-chip mounting surface 2b serves as the second interconnection 6 (to be described later).
As shown in
As shown in
As shown in
After one semiconductor chip 1 is mounted on the chip mount die pad 8, at least one semiconductor chip 1 can also be stacked on the semiconductor chip 1 and connected to the chip interconnections 5 by wire bonding. In this case, the semiconductor device 20 can be formed as a multichip package (multichip module). A semiconductor device having this structure and a manufacturing method therefor will be described in detail in the seventh embodiment.
As shown in
As shown in
In the first embodiment, of the fourth interconnections 15, at least fourth interconnections 15 which are electrically connected to the semiconductor chip 1 are electrically connected to the second and third interconnections 6 and 13 at once along the direction of thickness of the resin-sealed package 11. For this purpose, the recesses 12 for providing the fourth interconnections 15 to be electrically connected to the semiconductor chip 1 are formed at positions where the recesses 12 extend through the chip interconnections 5, second interconnections 6, and third interconnections 13 at once along the direction of thickness of the resin-sealed package 11. Of the recesses 12, at least recesses 12 for providing the fourth interconnections 15 to be electrically connected to the semiconductor chip 1 are formed as through holes (via holes) which extend through the resin-sealed package 11 at once along the direction of thickness.
Although not shown, recesses for providing the fourth interconnections 15 not connected to the semiconductor chip 1 can also be formed as through holes (via holes) which extend through the resin-sealed package 11 at once along the direction of thickness. By forming all the fourth interconnection recesses 12 as through holes, the step of forming the fourth interconnection recesses 12 can be simplified (unified) regardless of the connection states between the semiconductor chip 1 and the fourth interconnections 15. This can increase the manufacturing efficiency of the semiconductor device 20. In the following description, portions at which the fourth interconnections 15 to be electrically connected to the semiconductor chip 1 are electrically connected at once to the chip interconnections 5, second interconnections 6, and third interconnections 13 will be called interconnection connecting portions 16.
The through holes 12 formed at the interconnection connecting portions 16 extend through the sealing resin 10, the Ni/Au-plating portions 7, the pad connecting portions 5a (chip interconnections 5), the base body 3 of the flexible base 2, and the Cu foil 4 on the nom-chip mounting surface 2b of the flexible base 2 at once along the direction of thickness of them. The through holes are formed with a drill (not shown) or the like. The diameter of each through hole 12 is set to about 50 μm to 400 μm.
As shown in
In the first embodiment, the thickness of the electrolytic Cu layer is properly set to an appropriate size in accordance with the diameter of each through hole 12 so as not to fill the through hole 12. In a series of plating steps, the surface of the Cu foil 4 on the non-chip mounting surface 2b of the flexible base 2 is entirely kept covered with the above-mentioned mask applied in forming the chip interconnections 5.
As described above, in the first embodiment, the Cu layer (conductor) 14 serving as the third interconnection 13 is provided on the surface of the sealing resin 10 by successively executing electroless plating and electrolytic plating. However, the method of providing the Cu layer 14 is not limited to plating. When the adhesion strength between the third interconnection 13 and the sealing resin 10 must be increased, the conductor 14 is provided integrally with the sealing resin 10 at once in the step of providing the sealing resin 10. For example, although not shown, a copper foil (Cu foil) having undergone a mat process is set in the cavity of an upper mold facing the upper surface of the semiconductor package, and then transfer molding is performed. It is also effective to perform hot lamination for a resined Cu foil prepared by coating a Cu foil with an epoxy resin, BT resin, or the like in molding. By these sealing steps, the copper foil can be provided at once integrally with the sealing resin while the adhesion strength between the copper foil serving as the third interconnection 13 and the sealing resin is increased. A semiconductor device having this structure and a manufacturing method therefor will be described in detail in the eighth and ninth embodiments.
As described above, the fourth interconnections 15 (Cu layer 14) formed at the interconnection connecting portions 16 in the through holes 12 which extend through the resin-sealed package 11 along the direction of thickness are integrated with the Cu layer 14 serving as the third interconnection 13 on the surface of the sealing resin 10. Also, the fourth interconnections 15 formed at the interconnection connecting portions 16 in the through holes 12 extend through the chip interconnections (first interconnections) 5 formed on the chip mounting surface 2a of the flexible base 2, and are electrically connected to them. The fourth interconnections 15 formed at the interconnection connecting portions 16 are electrically connected to the Cu foil 4 serving as the second interconnection 6 on the non-chip mounting surface 2b of the flexible base 2. In other words, the fourth interconnections 15 are provided as so-called through plugs (via plugs) in the resin-sealed package 11. As shown in
Also as described above, the through plugs 15 formed at the interconnection connecting portions 16 are electrically connected to the semiconductor chip 1. However, all the through plugs 15 need not necessarily be electrically connected to the semiconductor chip 1. Similar to the first interconnections 5 described above, some of the through plugs 15 may not be electrically connected to the semiconductor chip 1.
For example, although not shown, a plurality of semiconductor devices 20 are stacked, and adjacent semiconductor devices 20 are electrically connected to each other via the second and third interconnections 6 and 13. In this case, some of through plugs 15 provided in a semiconductor device 20 of a predetermined layer may be disconnected from a semiconductor chip 1 (chip interconnections 5) of the predetermined layer, and formed on an energization path (interconnection) electrically connected to a semiconductor chip 1 of another layer adjacent to the predetermined layer. Alternatively, through plugs 15 in semiconductor devices 20 of respective layers may be formed on energization paths which electrically connect semiconductor chips 1 of the respective layers every other layer. Also, external devices and external components are electrically connected to the semiconductor device 20 via the second and third interconnections 6 and 13, or the semiconductor device 20 is packaged on a substrate. In these cases, some of through plugs 15 in the semiconductor device 20 may be disconnected from the semiconductor chip 1, and formed on an energization path electrically connected to the external devices, external components, or substrate.
In this manner, all the through plugs 15 need not necessarily be electrically connected to the semiconductor chip 1. Similar to the first interconnections 5 described above, a through plug 15 which is not connected to the semiconductor chip 1 may be formed as a dummy plug which forms part of a dummy interconnection. Alternatively, a through plug 15 which is not connected to the semiconductor chip 1 may be formed as a relay plug for electrically connecting, without the mediacy of the semiconductor chip 1, external devices or other components connected to the semiconductor device 20 via the second and third interconnections 6 and 13. In the following description, the through plugs 15 are simply explained as through plugs which are electrically connected to the semiconductor chip 1, unless otherwise specified.
As shown in
Formation of the second interconnections 6 will be explained. As described above, upon the completion of forming the through plugs 15 in the resin-sealed package 11, the surface of the Cu foil 4 on the non-chip mounting surface 2b is entirely covered with the mask applied in forming the chip interconnections 5. First, the mask which covers the surface of the Cu foil 4 on the non-chip mounting surface 2b is peeled. Subsequently, a photoresist (not shown) is applied with a predetermined pattern onto the surface of the Cu foil 4 on the non-chip mounting surface 2b, and exposed. As a result, a resist mask (not shown) is formed on the surface of the Cu foil 4 on the non-chip mounting surface 2b. The photoresist pattern is determined in accordance with the positions of the through plugs 15, the connecting positions of an external device, external component, and the like which are to be electrically connected to the second interconnections 6. Thereafter, the Cu foil 4 on the non-chip mounting surface 2b undergoes etching, development, or the like, leaving the Cu foil 4 with a predetermined pattern. A plurality of second interconnections 6 with the predetermined pattern are formed on the non-chip mounting surface 2b of the flexible base 2.
The second interconnections 6 are formed by patterning the Cu foil 4 on the non-chip mounting surface 2b of the flexible base 2 into a predetermined pattern. That is, the second interconnections 6 are substantially part of the Cu foil 4 provided in advance on the non-chip mounting surface 2b of the flexible base 2.
Formation of the third interconnections 13 will be explained. Similar to formation of the second interconnections 6, a photoresist (not shown) is applied with a predetermined pattern onto the surface of the Cu layer 14 on the sealing resin 10, and exposed. A resist mask (not shown) is formed on the surface of the Cu layer 14 on the sealing resin 10. The photoresist pattern is determined in accordance with the positions of the through plugs 15, the connecting positions of an external device, external component, and the like which are to be electrically connected to the third interconnections 13. The Cu layer 14 on the sealing resin 10 undergoes etching, development, or the like, leaving the Cu layer 14 with a predetermined pattern. A plurality of third interconnections 13 are formed as surface layer interconnections (surface layer terminals) with the predetermined pattern on the sealing resin 10. In this way, the third interconnections 13 are formed by patterning the Cu layer 14 on the surface of the sealing resin 10 into a predetermined pattern. That is, the third interconnections 13 are substantially part of the Cu layer 14 provided on the surface of the sealing resin 10. The step of forming the third interconnections 13 may be executed at the same time as the step of forming the second interconnections 6.
As shown in
Similarly, either the flexible base 2 or sealing resin 10 of the semiconductor device 20 may face up or down. That is, either the second interconnections 6 or third interconnections 13 may be used as upper interconnections (upper terminals) or lower interconnections (lower terminals). Also, the semiconductor device 20 may use a major surface on either the flexible base 2 side or sealing resin 10 side as a front surface or back surface. In other words, either the second interconnections 6 or third interconnections 13 may be used as front-surface interconnections (front-surface terminals) or back-surface interconnections (back-surface terminals).
As shown in
As shown in
As shown in
When the major surface of the resin-sealed package 11 on the sealing resin 10 side is designed as the package mounting surface 11a, the major surface of the resin-sealed package 11 on the flexible base 2 side can be used as a substrate packaging surface 11b. In this case, although not shown, a plurality of solder balls of PbSn, SnAg, or the like are mounted as connecting conductive members on the surface of the substrate packaging surface 11b of the resin-sealed package 11, as needed. At least some of the solder balls suffice to be in contact with (bonded to) the second interconnections 6.
As shown in
In the above description, the resin-sealed package 11 is fabricated as a single package for easy understanding of the contents of the first embodiment. However, although not shown, a plurality of resin-sealed packages 11 are fabricated at once in an actual manufacturing process. An assembly of the resin-sealed packages 11 fabricated at once by the above steps is cut from a tape into individual packages by dicing or the like. Although not shown, various tests to inspect whether the resin-sealed package 11 can be actually used as a product are executed for each resin-sealed package 11 under various environments such as low temperatures or high temperatures. Resin-sealed packages 11 which have passed these tests are determined as nondefectives. As a result, a desired semiconductor device 20 according to the first embodiment having the structure shown in
That is, the semiconductor device 20 is built by the resin-sealed package 11. The resin-sealed package 11 comprises a plurality of Cu interconnections (third interconnections) 13 serving as package mounting terminals (package mounting interconnections) on the package mounting surface 11a of the resin-sealed package 11, and a plurality of Cu interconnections (second interconnections) 6 serving as substrate packaging terminals (substrate packaging interconnections) on the substrate packaging surface 11b of the resin-sealed package 11. One semiconductor chip 1 which is wire-bonded to a plurality of Cu chip interconnections (first interconnections) 5 on the chip mounting surface 2a of the chip mounting base 2 and mounted on the chip mounting base 2 is connected to the Cu interconnections 6 and 13 via a plurality of Cu through plugs (fourth interconnections) 15 which extend through the Cu chip interconnections 5 and resin-sealed package 11 along the direction of thickness.
If necessary, predetermined external devices (not shown) such as a passive component are mounted on the package mounting surface 11a of the semiconductor device 20. Also, if necessary, a packaging substrate (not shown) is packaged on the substrate packaging surface 11b of the semiconductor device 20.
In the first embodiment, although not shown, a semiconductor device (multichip package or multichip module) can be fabricated as a multilayered member by stacking a plurality of semiconductor devices 20 each serving a basic constitutional unit. In this case, each semiconductor device 20 can be called a single chip package (single chip module) in comparison with a multichip package serving as a multilayered member. A multichip package prepared by stacking a plurality of single chip packages 20 will be described in detail in the second embodiment with reference to the drawing.
As described above, the first embodiment can fabricate the semiconductor device 20 in which the second and third interconnections 6 and 13 are provided on upper and lower (front and back) major surfaces, as externals interconnections electrically connected to the semiconductor chip 1. A packaging substrate and external devices such as a passive component can be connected to either the flexible base 2 or sealing resin 10 of the semiconductor device 20 by properly forming the interconnection patterns of the second and third interconnections 6 and 13 and those of the first and fourth interconnections 5 and 15 serving as internal interconnections into appropriate shapes. The interconnection patterns of the second and third interconnections 6 and 13 and those of the first and fourth interconnections 5 and 15 can be properly formed into appropriate shapes in accordance with the specifications of the substrate, external devices, and the like. This allows packaging the semiconductor devices 20 on various general-purpose substrates which are commercially available, and connecting to the semiconductor devices 20 various general-purpose external devices which are commercially available. To fabricate a multichip package by stacking a plurality of semiconductor devices 20, the interconnection patterns of the first to fourth interconnections 5, 6, 13, and 15 are properly formed into appropriate shapes in accordance with the connection state with adjacent semiconductor devices 20, which will be explained in detail in the second embodiment. The semiconductor device 20 can be arranged at a desired position regardless of the number of stacked semiconductor devices 20.
In this manner, the semiconductor device 20 achieves high versatility and high packaging density. The semiconductor device 20 can also contribute to an increase in packaging density and compactness in an electrical device using the semiconductor device 20 as a building component. Since the semiconductor device 20 has high structural versatility, it can be used with various settings regardless of whether the semiconductor device 20 is used singly or in connection with another component and regardless of the number of stacked semiconductor devices 20 and the position when a plurality of semiconductor devices 20 are stacked and used. The semiconductor device 20 having this structure can be efficiently, easily manufactured at low cost. The semiconductor device manufacturing method according to the first embodiment can efficiently, easily manufacture the semiconductor device 20 at low cost.
Second Embodiment The second embodiment according to the present invention will be described with reference to
The second embodiment will explain a semiconductor device manufactured by stacking a plurality of semiconductor devices 20 according to the first embodiment, and a manufacturing method therefor. The second embodiment will be described in detail.
As shown in
As shown in
Although not shown, various tests to inspect whether the multilayered member can be actually used as a product are executed for the multilayered member of the four bonded semiconductor devices 20 under various environments such as low temperatures or high temperatures. A multilayered member which has passed these tests is adopted as a nondefective. Consequently, a desired semiconductor device 21 according to the second embodiment is obtained, as shown in
If necessary, predetermined external devices (not shown) such as a passive component are mounted on the package mounting surface 11a of the uppermost single chip package 20. Also, if necessary, a packaging substrate (not shown) is packaged on the substrate packaging surface 11b of the lowermost single chip package 20.
As described above, the second embodiment can efficiently, easily manufacture the chip-stacked semiconductor device 21 because the semiconductor devices 20 according to the first embodiment are stacked.
Conventionally, when a chip-stacked multichip package (multichip module) is to be fabricated by stacking a plurality of semiconductor packages (semiconductor modules), packages are generally fabricated as individual packages for respective layers. After the packages are stacked into one multichip package, a lower interconnection (lower connecting terminal) for mounting the package on a packaging substrate is provided on the lowermost package. To mount another electrical component or the like on the package, an upper connecting interconnection (upper connecting terminal) is provided on the uppermost package. Alternatively, the lowermost package is fabricated in advance as a substrate package having a structure dedicated to package a substrate, or the uppermost package is fabricated in advance as a component mounting package having a structure dedicated to package a component. Conventionally, to fabricate a chip-stacked multichip package, different packages must be prepared in accordance with the arrangement position. This results in low manufacturing efficiency and high manufacturing cost.
To the contrary, the chip-stacked semiconductor device 21 according to the second embodiment is fabricated by stacking the semiconductor devices 20 of the first embodiment which have high structural versatility and can be used with various settings regardless of the number of stacked semiconductor devices 20 and the position when a plurality of semiconductor devices 20 are stacked and used. Hence, the semiconductor device 21 can be efficiently, easily manufactured at low cost.
Conventional chip-stacked multichip packages include a chip-stacked multichip package in which a plurality of semiconductor chips are stacked within one package. This chip-stacked multichip package will be concretely, concisely explained with reference to
A chip-stacked multichip package (multichip module) 201 shown in
A chip-stacked multichip package 211 shown in
In such arrangement like the packages 201 and 211, if even one of the semiconductor chips 203 in the package 201 or 211 is determined as a defective by a test, the whole package 201 or 211 becomes a defective. The fraction defective of the package 201 or 211 in the test is influenced by the fraction defective calculated by accumulating the fraction defectives of the respective semiconductor chips 203. For example, assume that the yields of the semiconductor chips from the first to fourth layers are 95%, 95%, 90%, and 85% in a multichip package in which four semiconductor chips 203 are stacked within the package, like the packages 201 and 211. In this case, the final yield of the entire package as a product is 0.95×0.95×0.90×0.85×100≈69(%) which is lower than 70%. In this manner, the yield of the whole package is influenced by the highest fraction defective among the fraction defectives of a plurality of semiconductor chips. In addition, nondefective semiconductor chips of other layers are greatly wasted.
The sealing resin 204 and protection case 213 are not equipped on their tops with any interconnection for mounting external devices. It is therefore difficult to electrically connect and mount external devices on the packages 201 and 211. In other words, the packages 201 and 211 suffer low packaging density. As for the package 211, the chip connecting substrate 212 must be arranged separately from the packaging substrate 202. The production efficiency hardly increases, and the cost of the entire package is likely to rise.
The arrangement of the module 221 adopts only intermediate packages 223 which are determined as nondefectives in advance. This can avoid the loss of the yield of the whole package due to accumulation of fraction defectives of the semiconductor chips 203, unlike the above-mentioned packages 201 and 211. However, similar to the packages 201 and 211, the module 221 requires the intermediate substrate 222 for each layer, and also requires the packaging substrate 226 and external device mounting substrate 228 separately from the chip connecting substrate 212 and intermediate substrate 222. The module 221 also hardly increases the production efficiency, and the cost of the entire module (package) is likely to rise.
According to the prior art, it is difficult to increase the production efficiency of the chip-stacked package (module). Especially in a chip-stacked package having an arrangement similar to the module 221, dedicated assembly equipment must be installed for each intermediate package 223, resulting in high equipment cost. High equipment cost increases the production cost of each intermediate package. This results in high production cost of the whole multichip package 221 of the intermediate packages 223 and high production cost of a semiconductor device having the multichip package 221.
In contrast to this, the second embodiment can construct a multilayered package by stacking tested nondefective packages 20 of respective layers, as described above with reference to
The third embodiment according to the present invention will be described with reference to
The third embodiment will explain a semiconductor device manufactured by connecting a semiconductor chip 1 to a flexible base 2 by flip-chip connection instead of wire bonding in the first embodiment, and a manufacturing method therefor. The third embodiment will be described in detail.
As shown in
Predetermined regions of the chip mount die pad 8 are set as pad connecting portions 5a in accordance with the layout of the connecting pads of the semiconductor chip 1. The pad connecting portions 5a of the chip mount die pad 8 are electrically connected to the chip interconnections 5 which are electrically connected to second interconnections 6, third interconnections 13, and through plugs (fourth interconnections) 15 (to be described later) via other chip interconnections (not shown).
The surfaces of the pad connecting portions 5a undergo surface treatment for electrically connecting the connecting pads of the semiconductor chip 1. For example, the surfaces of the pad connecting portions 5a are subjected to Ni/Au plating in accordance with the layout of the connecting pads of the semiconductor chip 1. Accordingly, plated bumps (pad connecting bumps) 31 of Ni and Au are provided on the surfaces of the pad connecting portions 5a in accordance with the layout of the connecting pads of the semiconductor chip 1. In the third embodiment using flip chip connection, surface treatment for the pad connecting portions 5a is not limited to Ni/Au plating. For example, solder portions (not shown) may be provided on the surfaces of the pad connecting portions 5a instead of Ni/Au plating.
As shown in
As shown in
As shown in
As shown in
As shown in
As shown in
Although not shown, if necessary predetermined surface treatment such as Ni/Au plating or corrosion prevention is performed for the third interconnections 13 serving as package mounting terminals by the same step as that of the first embodiment. Subsequently, a solder paste is applied onto the package mounting surface 33a of the resin-sealed package 33. If necessary, a plurality of solder balls are brought into contact with (bonded to) the second interconnections 6, and mounted on the substrate packaging surface 33b of the resin-sealed package 33. The resin-sealed package 33 having the solder paste is reflowed to form solder layers about 50 μm to 0.3 mm thick over surfaces of the third interconnections 13 that are exposed from the solder resist 17. The interiors of the through holes 12 having the through plugs 15 are filled with the solder layers. If necessary, the second interconnections 6 serving as substrate packaging terminals undergo surface treatment such as corrosion prevention or Ni/Au plating which makes the solder easily wet and makes it difficult to form an unfused oxide film on the surfaces of the second interconnections 6 at a high-temperature test.
An assembly of the resin-sealed packages 33 fabricated at once by the above steps is cut from a tape into individual packages by dicing or the like. Various tests are executed for the resin-sealed packages 33, and resin-sealed packages 33 which have passed these tests are determined as nondefectives. As a result, a desired semiconductor device 34 according to the third embodiment having the resin-sealed package 33 shown in
That is, the semiconductor device 34 is built by the resin-sealed package 33. The resin-sealed package 33 comprises a plurality of Cu interconnections (third interconnections) 13 serving as package mounting terminals (package mounting interconnections) on the package mounting surface 33a of the resin-sealed package 33, and a plurality of Cu interconnections (second interconnections) 6 serving as substrate packaging terminals (substrate packaging interconnections) on the substrate packaging surface 33b of the resin-sealed package 33. One semiconductor chip 1 which is flip-chip-connected to a plurality of Cu chip interconnections (first interconnections) 5 on the chip mounting surface 2a of the chip mounting base 2 and mounted on the chip mounting base 2 is connected to the Cu interconnections 6 and 13 via a plurality of Cu through plugs (fourth interconnections) 15 which extend through the Cu chip interconnections 5 and resin-sealed package 33 along the direction of thickness.
If necessary, predetermined external devices (not shown) such as a passive component are mounted on the package mounting surface 33a of the semiconductor device 34. Also, if necessary, a packaging substrate (not shown) is packaged on the substrate packaging surface 33b of the semiconductor device 34. If necessary, a plurality of semiconductor devices 34 are stacked and used as a multichip package.
As described above, the third embodiment can achieve the same effects as those of the first embodiment. Since the semiconductor chip 1 is flip-chip-connected to the chip interconnections 5, a bonding wire connection failure or the like can be excluded, unlike wire bonding, and the mounting step of the semiconductor chip 1 can be simplified. This can improve the quality, reliability, performance, production efficiency, and yield of the semiconductor device 34, and suppress the production cost. Flip chip connection can realize micropatterning of the chip interconnections 5 and the second, third, and fourth interconnections 6, 13, and 15. As a result, the semiconductor device 34 can be made compact at a high integration degree. In this manner, the third embodiment can efficiently, easily manufacture a versatile, advanced semiconductor device 34 at low cost.
Fourth Embodiment The fourth embodiment according to the present invention will be described with reference to
The fourth embodiment will explain a semiconductor device using a single-sided copper-clad tape as a chip mounting base instead of the double-sided copper-clad tape 2 employed in the first embodiment, and a manufacturing method therefor. The fourth embodiment will be described in detail.
As shown in
As shown in
Recesses 44 for providing the second interconnections 43 not connected to the chip interconnections 5 (semiconductor chip 1) may also be formed as through holes (via holes) which extend through the base body 42 at once along the direction of thickness. In the fourth embodiment, as shown in
The through holes 44 are formed at the first interconnection connecting portions 45 by forming apertures from the non-chip mounting surface 41b to the base body 42 along the direction of thickness until the Cu foil 4 is exposed. These holes are formed with, e.g., a carbon dioxide laser beam or UV laser beam (not shown). Thereafter, the residue such as a carbide in each through hole 44 is removed (desmeared) with a potassium permanganate solution or the like.
As shown in
As shown in
As shown in
As shown in
As shown in
As shown in
As shown in
The recesses 49 for providing the fourth interconnections 48 to be electrically connected to the semiconductor chip 1 may or may not extend through the pad connecting portions 5a of the chip interconnections and the Ni/Au-plating portions 7 on the surfaces of the pad connecting portions 5a. The recesses 49 for providing the fourth interconnections 48 to be electrically connected to the semiconductor chip 1 suffice to be formed to a depth at which the fourth interconnections 48 in the recesses 49 can electrically contact the Ni/Au-plating portions 7. In the fourth embodiment, the recesses 49 for providing the fourth interconnections 48 to be electrically connected to the semiconductor chip 1 extend through only the sealing resin 10 along the direction of thickness to a depth at which the surfaces of the Ni/Au-plating portions 7 on the pad connecting portions 5a of the chip interconnections 5 are exposed.
Although not shown, according to the fourth embodiment, recesses for providing the fourth interconnections 48 not connected to the chip interconnections 5 (semiconductor chip 1) are also formed as non-via holes. By forming all the fourth interconnection recesses 49 as non-via holes, the step of forming the fourth interconnection recesses 49 can be simplified (unified) regardless of the connection states between the semiconductor chip 1 and the fourth interconnections 48. This can increase the manufacturing efficiency of the semiconductor device 52. In the following description, portions at which the fourth interconnections 48 to be electrically connected to the semiconductor chip 1 are electrically connected at once to the chip interconnections 5 and third interconnections 47 will be called second interconnection connecting portions (second external terminals or surface layer connecting terminals) 50.
The non-via holes 49 are formed at the second interconnection connecting portions 50 by forming apertures in the sealing resin 10 from its surface side along the direction of thickness with, e.g., a laser beam until the surfaces of the Ni/Au-plating portions 7 are exposed. At this time, the chip interconnections 5 formed by etching at the surface layer connecting terminals 50 function as a blind Cu mask so as to form the fourth interconnection recesses 49 at the second interconnection connecting portions 50 as non-via holes which do not extend through the flexible base 41 and second interconnections 43.
As shown in
In the fourth embodiment, the thickness of the electrolytic Cu layer is properly set to an appropriate size in accordance with the diameter of each non-via hole 49 so as not to fill the non-via hole 49. In a series of plating steps, surfaces of the second interconnections 43 that are exposed on the non-chip mounting surface 41b of the flexible base 41 and provided in the base body 42 are entirely kept covered with the mask applied in forming the chip interconnections 5. The mask suffices to be peeled from the surfaces of the second interconnections 43 on a predetermined stage after the series of plating steps ends.
As described above, the non-via plugs 48 (Cu layer 51) formed at the surface layer connecting terminals 50 are integrated with the Cu layer 51 serving as the third interconnections 47 on the surface of the sealing resin 10. In addition, the non-via plugs 48 formed at the surface layer connecting terminals 50 are electrically connected via the Ni/Au-plating portions 7 to the chip interconnections (first interconnections) 5 formed on the chip mounting surface 41a of the flexible base 41. Hence, as shown in
As shown in
As shown in
Although not shown, if necessary, predetermined surface treatment such as Ni/Au plating or corrosion prevention is performed for the third interconnections 47 serving as package mounting terminals by the same step as that of the first embodiment. Subsequently, a solder paste is applied onto the package mounting surface 46a of the resin-sealed package 46. If necessary, a plurality of solder balls are brought into contact with (bonded to) the second interconnections 43, and mounted on the substrate packaging surface 46b of the resin-sealed package 46. The resin-sealed package 46 having the solder paste is reflowed to form solder layers about 50 μm to 0.3 mm thick over surfaces of the third interconnections 47 that are exposed from the solder resist 17. The interiors of the non-via holes 49 having the non-via plugs 48 are filled with the solder layers. If necessary, the second interconnections 43 serving as substrate packaging terminals undergo surface treatment such as corrosion prevention or Ni/Au plating which makes the solder easily wet and makes it difficult to form an unfused oxide film on the surfaces of the second interconnections 43 at a high-temperature test.
An assembly of the resin-sealed packages 46 fabricated at once by the above steps is cut from a tape into individual packages by dicing or the like. Various tests are executed for the resin-sealed packages 46, and resin-sealed packages 46 which have passed these tests are determined as nondefectives. As a result, a desired semiconductor device 52 according to the fourth embodiment having the resin-sealed package 46 shown in
That is, the semiconductor device 52 is built by the resin-sealed package 46. The resin-sealed package 46 comprises a plurality of Cu interconnections (third interconnections) 47 serving as package mounting terminals (package mounting interconnections) on the package mounting surface 46a of the resin-sealed package 46, and on the substrate packaging surface 46b of the resin-sealed package 46, a plurality of Cu interconnections (second interconnections) 43 serving as substrate packaging terminals each having one end which extends through the base body 42 of the chip mounting base 41 and is electrically connected to a corresponding one of Cu chip interconnections (first interconnections) 5 on the chip mounting surface 41a of the chip mounting base 41, and the other end which is exposed on the non-chip mounting surface 41b of the chip mounting base 41. One semiconductor chip 1 which is wire-bonded to the Cu chip interconnections 5 and mounted on the chip mounting base 41 is electrically connected to the Cu interconnections 43 and 47 via the chip interconnections 5 and a plurality of non-via plugs (fourth interconnections) 48 which extend through the sealing resin 10 along the direction of thickness.
If necessary, predetermined external devices (not shown) such as a passive component are mounted on the package mounting surface 46a of the semiconductor device 52. Also, if necessary, a packaging substrate (not shown) is packaged on the substrate packaging surface 46b of the semiconductor device 52. If necessary, a plurality of semiconductor devices 52 are stacked and used as a multichip package.
As described above, the fourth embodiment can attain the same effects as those of the first and third embodiments even by using the single-sided copper-clad tape 41 instead of the double-sided copper-clad tape 2 used in the first and third embodiments. The Cu second interconnections 43 are buried in the base body 42 of the flexible base 41, and hardly oxidize. In other words, the second interconnections 43 are so formed as to hardly deteriorate their quality with high durability, high reliability, and the like. Thus, the semiconductor device 52 of the fourth embodiment having the second interconnections 43 is improved in quality, reliability, durability, yield, and the like. The fourth embodiment can efficiently, easily manufacture a semiconductor device 52 with high versatility, high quality, high reliability, high durability, and high yield at low cost.
Fifth Embodiment The fifth embodiment according to the present invention will be described with reference to
More specifically, the fifth embodiment will explain a semiconductor device and manufacturing method therefor as a combination of the third and fourth embodiments described above. The fifth embodiment will be described in detail.
As shown in
As shown in
As shown in
As shown in
As shown in
As shown in
Also in the fifth embodiment, similar to the first, third, and fourth embodiments, a major surface (sealing resin 10 side) of the resin-sealed package 61 on which the third interconnections 47 are formed serves as a package mounting surface 61a. A major surface (flexible base 41 side) of the resin-sealed package 61 on which the second interconnections 43 are formed serves as a substrate packaging surface 61b.
As shown in
As shown in
As shown in
An assembly of the resin-sealed packages 61 fabricated at once by the above steps is cut from a tape into individual packages by dicing or the like. Various tests are executed for the resin-sealed packages 61, and resin-sealed packages 61 which have passed these tests are determined as nondefectives. As a result, a desired semiconductor device 64 according to the fifth embodiment having the resin-sealed package 61 shown in
That is, the semiconductor device 64 is built by the resin-sealed package 61. The resin-sealed package 61 comprises a plurality of Cu interconnections (third interconnections) 47 serving as package mounting terminals (package mounting interconnections) on the package mounting surface 61a of the resin-sealed package 61, and on the substrate packaging surface 61b of the resin-sealed package 61, a plurality of Cu interconnections (second interconnections) 43 serving as substrate packaging terminals each having one end which extends through the base body 42 of the chip mounting base 41 and is electrically connected to a corresponding one of Cu chip interconnections (first interconnections) 5 on the chip mounting surface 41a of the chip mounting base 41, and the other end which is exposed on the non-chip mounting surface 41b of the chip mounting base 41. One semiconductor chip 1 which is flip-chip-connected to the Cu chip interconnections 5 and mounted on the chip mounting base 41 is electrically connected to the Cu interconnections 43 and Cu interconnections 47 via the chip interconnections 5 and a plurality of non-via plugs (fourth interconnections) 48 which extend through the sealing resin 10 along the direction of thickness.
If necessary, predetermined external devices (not shown) such as a passive component are mounted on the package mounting surface 61a of the semiconductor device 64. Also, if necessary, a packaging substrate (not shown) is packaged on the substrate packaging surface 61b of the semiconductor device 64. If necessary, a plurality of semiconductor devices 64 are stacked and used as a multichip package. A technique of stacking a plurality of semiconductor devices 64 into a multichip package will be described in detail in the sixth embodiment.
As described above, the fifth embodiment can attain the same effects as those of the first, third, and fourth embodiments. In the fifth embodiment, the semiconductor chip 1 is mounted by flip chip connection on the flexible base (single-sided copper-clad tape) 41 in which the Cu second interconnections 43 are buried in the base body 42. This can achieve a compact, highly integrated semiconductor device 64 and suppress the production cost while improving the quality, reliability, durability, performance, production efficiency, and yield of the semiconductor device 64. The fifth embodiment can efficiently, easily manufacture a compact semiconductor device 64 with high versatility, high quality, high reliability, high durability, high performance (function), and high yield at low cost.
Sixth Embodiment The sixth embodiment according to the present invention will be described with reference to
The sixth embodiment will explain a semiconductor device manufactured by stacking a plurality of semiconductor devices 64 according to the fifth embodiment, and a manufacturing method therefor. The sixth embodiment will be described in detail.
As shown in
As shown in
Although not shown, various tests to inspect whether the multilayered member can be actually used as a product are executed for the multilayered member of the four bonded semiconductor devices 64 under various environments such as low temperatures or high temperatures. A multilayered member which has passed these tests is adopted as a nondefective. Consequently, a desired semiconductor device 71 according to the sixth embodiment is obtained, as shown in
If necessary, predetermined external devices (not shown) such as a passive component are mounted on the package mounting surface 61a of the uppermost single chip package 64. Also, if necessary, a packaging substrate (not shown) is packaged on the substrate packaging surface 61b of the lowermost single chip package 64.
As described above, the sixth embodiment can realize the same effects as those of the second embodiment. The chip-stacked multichip package 71 of the sixth embodiment is fabricated by stacking the semiconductor devices 64 of the fifth embodiment as single chip packages. Compactness, high integration degree, and suppression of the production cost can be achieved while the quality, reliability, durability, performance, production efficiency, and yield of the multichip package 71 are improved. The sixth embodiment can more efficiently, more easily manufacture a more compact chip-stacked multichip package 71 with higher versatility, higher quality, higher reliability, higher durability, higher performance (function), and higher yield at lower cost.
Seventh Embodiment The seventh embodiment according to the present invention will be described with reference to
The seventh embodiment will explain a semiconductor device manufactured by stacking a plurality of semiconductor elements in one semiconductor device, and a manufacturing method therefor. The seventh embodiment will be described in detail.
Although not shown, pluralities of second to fourth interconnections are formed on the resin-sealed package 81 having this arrangement. Of the second to fourth interconnections, the second and third interconnections are formed by the same steps as those of the first embodiment. More specifically, the second interconnections are formed by etching a Cu foil 4 on a non-chip mounting surface 2b of the flexible base 2 into a predetermined pattern. Similarly, the third interconnections are formed by etching the Cu foil 82 on the surface of the sealing resin 10 into a predetermined pattern. Unlike the first embodiment, the fourth interconnections (through plugs) are formed in a different step separately from the third interconnections.
More specifically, a plurality of through holes are so formed as to extend at once through the Cu foil 82 (third interconnections), the sealing resin 10, Ni/Au-plating portions 7, the chip interconnections (first interconnections), the flexible base 2, and the Cu foil 4 (second interconnections) along the direction of thickness of the resin-sealed package 81. A Cu layer is provided over the inner wall surfaces of the through holes. Consequently, a plurality of through plugs which electrically connect the chip interconnections (first interconnections), second interconnections, and third interconnections at once along the direction of thickness of the resin-sealed package 81 are formed in the resin-sealed package 81.
According to this interconnection formation step, the order of forming the second interconnections, third interconnections, and through plugs can be properly set. For example, the second interconnections, third interconnections, and through plugs may be formed in an order named. The third interconnections, second interconnections, and through plugs may be formed in an order named. The through plugs, second interconnections, and third interconnections may be formed in an order named. The through plugs, third interconnections, and second interconnections may be formed in an order named. The through plugs may be formed after the second and third interconnections are formed at once. The second and third interconnections may be formed at once after the through plugs are formed.
After the second to fourth interconnections are formed in the resin-sealed package 81, a solder resist is applied with predetermined patterns onto the non-chip mounting surface 2b of the flexible base 2 having the second interconnections and the surface of the sealing resin 10 having the third interconnections. If necessary, predetermined surface treatment such as Ni/Au plating or corrosion prevention is done for interconnections serving as package mounting terminals out of the second and third interconnections. A solder paste is applied onto a package mounting surface 81a of the resin-sealed package 81. If necessary, a plurality of solder balls are brought into contact with (bonded to) the second interconnections, and mounted on a substrate packaging surface 81b of the resin-sealed package 81.
The resin-sealed package 81 having the solder paste is reflowed to form solder layers over surfaces of the third interconnections that are exposed from the solder resist. The interiors of the through holes having the through plugs (fourth interconnections) are filled with the solder layers. If necessary, the second interconnections serving as substrate packaging terminals undergo surface treatment such as corrosion prevention or Ni/Au plating which makes the solder easily wet and makes it difficult to form an unfused oxide film on the surfaces of the second interconnections at a high-temperature test.
An assembly of the resin-sealed packages 81 fabricated at once by the above steps is cut from a tape into individual packages by dicing or the like. Various tests are executed for the resin-sealed packages 81, and resin-sealed packages 81 which have passed these tests are determined as nondefectives. As a result, a desired semiconductor device 83 according to the seventh embodiment having the resin-sealed package 81 shown in
If necessary, predetermined external devices (not shown) such as a passive component are mounted on the package mounting surface 81a of the semiconductor device 83. Also, if necessary, a packaging substrate (not shown) is packaged on the substrate packaging surface 78b of the semiconductor device 83. If necessary, a plurality of semiconductor devices 83 are stacked and used as a multichip package.
Although not shown, pluralities of third and fourth interconnections are formed on the resin-sealed package 84 having this arrangement. Similar to the fourth embodiment, the third interconnections are formed by etching the Cu foil 82 on the surface of the sealing resin 10 into a predetermined pattern. Unlike the fourth embodiment, the fourth interconnections (non-via plugs) are formed in a different step separately from the third interconnections.
More specifically, a plurality of non-via holes are so formed as to extend at once through only the Cu foil 82 (third interconnections) and sealing resin 10 along the direction of thickness of the resin-sealed package 84 with, e.g., a predetermined laser beam. A Cu layer is provided inside the non-via holes by, e.g., plating. As a result, a plurality of non-via plugs which electrically connect the chip interconnections (first interconnections) electrically connected to the third and second interconnections are electrically connected at once along the direction of thickness of the resin-sealed package 84 are formed in the resin-sealed package 84.
According to this interconnection formation step, the order of forming the third interconnections and non-via plugs can be properly set. For example, the third interconnections and non-via plugs may be formed in an order named. The non-via plugs and third interconnections may be formed in an order named.
After the third and fourth interconnections are formed in the resin-sealed package 84, a solder resist is applied with predetermined patterns onto a non-chip mounting surface 41b of the flexible base 41 having the second interconnections 43 and the surface of the sealing resin 10 having the third interconnections. If necessary, predetermined surface treatment such as Ni/Au plating or corrosion prevention is done for interconnections serving as package mounting terminals out of the second and third interconnections. A solder paste is applied onto a package mounting surface 84a of the resin-sealed package 84. If necessary, a plurality of solder balls are brought into contact with (bonded to) the second interconnections 43, and mounted on a substrate packaging surface 84b of the resin-sealed package 84.
The resin-sealed package 84 having the solder paste is reflowed to form solder layers over surfaces of the third interconnections that are exposed from the solder resist. The interiors of the non-via holes having the non-via plugs (fourth interconnections) are filled with the solder layers. If necessary, the second interconnections 43 serving as substrate packaging terminals undergo surface treatment such as corrosion prevention or Ni/Au plating which makes the solder easily wet and makes it difficult to form an unfused oxide film on the surfaces of the second interconnections 43 at a high-temperature test.
An assembly of the resin-sealed packages 84 fabricated at once by the above steps is cut from a tape into individual packages by dicing or the like. Various tests are executed for the resin-sealed packages 84, and resin-sealed packages 84 which have passed these tests are determined as nondefectives. As a result, another desired semiconductor device 85 according to the seventh embodiment having the resin-sealed package 84 shown in
If necessary, predetermined external devices (not shown) such as a passive component are mounted on the package mounting surface 84a of the semiconductor device 85. Also, if necessary, a packaging substrate (not shown) is packaged on the substrate packaging surface 84b of the semiconductor device 85. If necessary, a plurality of semiconductor devices 85 are stacked and used as a multichip package.
As described above, the seventh embodiment can obtain the same effects as those of the first and third to fifth embodiments. Each of the semiconductor devices 83 and 85 according to the seventh embodiment incorporates a plurality of stacked semiconductor chips 1. In other words, each of the semiconductor devices 83 and 85 according to the seventh embodiment is built as a chip-stacked multichip package. Hence, the semiconductor devices 83 and 85 exhibit a higher integration degree and more advanced functions (a larger number of functions) in comparison with the semiconductor devices 20, 34, 52, and 64 according to the first and third to fifth embodiments. If the number of stacked semiconductor chips 1 is constant, the semiconductor devices 83 and 85 can be fabricated more compact than the semiconductor devices (multichip packages) 21 and 71 of the second and sixth embodiments which are fabricated by stacking pluralities of semiconductor devices 20 and 64 of the first and fifth embodiments.
Eighth Embodiment The eighth embodiment according to the present invention will be described with reference to
The eighth embodiment will explain a semiconductor device manufactured by providing a sealing resin and third interconnection (upper interconnection or package mounting interconnection) at once, and a manufacturing method therefor. The eighth embodiment will be described in detail.
Prior to a description of the present invention, the prior art will be explained as a comparative example of the eighth embodiment with reference to FIGS. 25 to 27.
A semiconductor device (semiconductor package) 301 shown in
A semiconductor device (semiconductor package) 311 shown in
A semiconductor device (semiconductor package) 321 shown in
According to the above-described semiconductor package manufacturing methods, the mold resin 306 covers the structure except for I/O terminals such as the solder balls 315 and the ends of the lead frames 305 formed on the chip mounting substrate 312 and lead frames 305. In other words, according to the above-described semiconductor package manufacturing methods, interconnections and terminals for electrically connecting other devices and components cannot be formed on the surface of the mold resin 306 serving as the upper surface of the semiconductor package 301, 311, or 321. Although not shown, when the semiconductor package 301, 311, or 321 is packaged on a packaging substrate, no other semiconductor package, passive component, or the like can be packaged (arranged) in the area where the semiconductor package 301, 311, or 321 is packaged. To embed the semiconductor package 301, 311, or 321 on one packaging substrate together with other semiconductor packages, passive components, and the like, they can only be arranged in a direction along the surface of the packaging substrate. The semiconductor package 301, 311, or 321 inhibits an increase in packaging density.
Techniques associated with semiconductor devices having the structures as shown in FIGS. 25 to 27 and manufacturing methods therefor are disclosed in, e.g., Jpn. Pat. Appln. KOKAI Publication Nos. 11-87560, 10-284873, 2001-189515, 2001-223295, 2001-127186, and 2000-31207.
The eighth embodiment prevents a decrease in packaging density in the use of a resin-sealed package (molding package) having the above-mentioned structure. An object of the eighth embodiment is to provide a semiconductor device which has, on the surface of a sealing member, interconnections and terminals capable of connecting external devices and the like and can be easily, efficiently manufactured. The eighth embodiment also provides a semiconductor device manufacturing method capable of easily, efficiently manufacturing the semiconductor device.
In the eighth embodiment, similar to the first, third to fifth, and seventh embodiments, a semiconductor chip mounted on a substrate is sealed by transfer molding. In sealing, a box-like conductor which covers the semiconductor chip is interposed between the mold and the semiconductor chip (substrate). A sealing member is supplied between the conductor and the substrate supporting the semiconductor chip. Accordingly, sealing of the semiconductor chip and the like and setting of the conductor on the surface (mold-sealed surface) of the sealing resin are executed at once. The conductor on the mold-sealed surface serves as an upper interconnection (upper terminal) and package mounting interconnection (package mounting terminal). The semiconductor device and manufacturing method therefor according to the eighth embodiment will be described in detail with reference to
A conductor 91 serving as the third interconnection (upper interconnection or package mounting interconnection) on the surface of a sealing resin 10 will be explained with reference to
In formation of the Cu foil 91 into a box shape, cutting into a cross shape as shown in
The Cu foil 91 has at least at one portion a sealing member inlet port 92 for guiding the sealing resin 10 from outside to inside the Cu foil 91. The sealing member inlet port 92 is provided at a position corresponding to a sealing resin injection gate 96 of the mold 94. In the eighth embodiment, the sealing member inlet port 92 is provided at one of the four corners of the copper foil 91, as shown in
Similarly, a vent 93 for allowing gas to freely come in and out is provided at at least one portion of the Cu foil 91, different from the sealing member inlet port 92. The mold 94 has an air vent portion (air vent port) 97 for exhausting air of almost the same volume as that of the sealing resin 10 from the mold 94 when the sealing resin 10 flows into the mold 94. The vent 93 is provided at a position corresponding to the air vent portion 97 of the mold 94. In the eighth embodiment, vents 93 are provided at, of the four corners of the Cu foil 91, three corners at which no sealing member inlet port 92 is provided, as shown in
Transfer molding of the eighth embodiment in which sealing of the semiconductor chip 1 and the like and setting of the Cu foil 91 on the surface of the sealing resin 10 are performed at once will be explained with reference to
As shown in
As shown in
As shown in
In the transfer molding step of the eighth embodiment, the box-like Cu foil 91 is pressed against the upper mold 94a by the pressure (injection pressure) of the sealing resin 10 flowing inside the Cu foil 91. As a result, the Cu foil 91 is formed into a shape (mold shape) along the inner surface of the cavity 95 on the upper mold 94a side. As described above, the height of each side wall 91b of the Cu foil 91 is set to a size at which the side wall 91b does not contact the semiconductor chip 1 and the like mounted on the chip mounting base 2 (41) during and after the sealing step. Thus, the Cu foil 91 is attached onto the mold-sealed surface without contacting the semiconductor chip 1, Au bonding wires 9, and the like.
In the above-described transfer molding step, as shown in
Prior to the transfer molding step, a plurality of chip interconnections (first interconnections) 5 which are electrically connected to the semiconductor chip 1 via the Au bonding wires 9 are formed on the chip mounting surface 2a (41a) of the chip mounting base 2 (41). When the chip mounting base 2 is used, a plurality of second interconnections 6 are formed on a non-chip mounting surface 2b of the chip mounting base 2 after the transfer molding step. The second interconnections 6 serve as external interconnections (external connecting terminals) for electrically connecting the semiconductor chip 1 to external components and the like on the resin-sealed package 98, and external packaging interconnections (external packaging terminals) for packaging the semiconductor chip 1 on a packaging substrate. Also after the transfer molding step, a plurality of fourth interconnections are formed at first interconnection connecting portions (cascade connecting portions) 16 described above, and extend through the chip mounting base 2. The fourth interconnections serve as cascade interconnections for electrically connecting the chip interconnections 5 and second interconnections 6 along the direction of thickness (vertical direction) of the chip mounting base 2.
When the chip mounting base 41 is used, a plurality of second interconnections 43 are formed at first interconnection connecting portions (first external terminals or cascade connecting portions) 45, and extend through the chip mounting base 41 prior to the transfer molding step. The second interconnections 43 play the role of some of cascade interconnections.
Note that
A step of forming the third interconnection 99 serving as an upper interconnection (package mounting interconnection), a fourth interconnection 100 serving as a cascade interconnection, and the like in the resin-sealed package 98 fabricated by the transfer molding step will be briefly described with reference to
As shown in
As shown in
Although not shown, a resist film such as a photosensitive dry film is adhered onto the surface of the Cu foil 91. Exposure is performed using an exposure mask bearing the pattern of a plurality of cascade connecting terminals (interconnections) on the Cu foil 91, the pattern of packaging terminals corresponding to the connecting terminals of a component to be mounted on the package mounting surface 98a, the pattern of a plurality of third interconnections 99, and the like. The patterns of the above-mentioned terminals, third interconnections 99, and the like are transferred onto the surface of the Cu foil 91. The Cu foil 91 undergoes etching, development, or the like. A plurality of third interconnections 99 and the like are formed on the package mounting surface 98a of the resin-sealed package 98. If necessary, a solder resist is applied to the surfaces of the third interconnections 99, or Ni/Au plating is executed for the surfaces of the cascade connecting terminals, packaging terminals, and the like.
Although not shown, a resist film such as a photosensitive dry film is adhered onto the surface of the Cu foil 4 on the non-chip mounting surface 2b of the chip mounting base 2. Exposure is performed using an exposure mask bearing the pattern of a plurality of cascade connecting terminals (interconnections) on the Cu foil 4, the pattern of packaging terminals corresponding to the connecting terminals of a substrate to be packed on the substrate packaging surface 98b, the pattern of a plurality of second interconnections 6, and the like. The patterns of the above-mentioned terminals, second interconnections 6, and the like are transferred onto the surface of the Cu foil 4. The Cu foil 4 undergoes etching, development, or the like. Hence, a plurality of second interconnections 6 and the like are formed on the substrate packaging surface 98b of the resin-sealed package 98. If necessary, a solder resist is applied to the surfaces of the second interconnections 6, or Ni/Au plating is executed for the surfaces of the cascade connecting terminals, packaging terminals, and the like.
By the above steps, a plurality of third interconnections 99 with a desired interconnection pattern, and the like can be formed on the package mounting surface 98a of the resin-sealed package 98, as shown in
An assembly of the resin-sealed packages 98 fabricated at once by the above steps is cut from a tape into individual packages by dicing or the like. Various tests are executed for the resin-sealed packages 98, and resin-sealed packages 98 which have passed these tests are determined as nondefectives. A desired semiconductor device 102 according to the eighth embodiment having the resin-sealed package 98 shown in
If necessary, predetermined external devices (not shown) such as a passive component are mounted on the package mounting surface 98a of the semiconductor device 102. Also, if necessary, a packaging substrate (not shown) is packaged on the substrate packaging surface 98b of the semiconductor device 102. If necessary, a plurality of semiconductor devices 102 are stacked and used as a multichip package.
As described above, the eighth embodiment can attain the same effects as those of the first and third to fifth embodiments. In the eighth embodiment, the Cu foil 91 serving as the third interconnections 99 and the sealing resin 10 are integrally provided at once by the transfer molding step. This can increase the adhesion strength between the third interconnections 99 and the sealing resin 10. The third interconnections 99 having high adhesion strength with the sealing resin 10 also improve in strength, durability, and reliability. By increasing the adhesion strength between the third interconnections 99 and the sealing resin 10, the content of the mold releasing member in the sealing resin 10 can be decreased, and the adhesion strength between the sealing resin 10 and the semiconductor chip 1 or chip mounting base 2 can be increased. The sealing properties (tight sealing properties) of the overall resin-sealed package 98 are enhanced, and the strength, durability, and reliability of the semiconductor device 102 can be improved.
Since the Cu foil 91 and sealing resin 10 are provided at once, the manufacturing process of the semiconductor device 102 (resin-sealed package 98) can be simplified. In transfer molding, the Cu foil 91 is simply arranged in the cavity 95 of the mold 94 together with the chip mounting base 2 bearing the semiconductor chip 1. Thus, general assembly equipment can be easily applied, and the burden such as equipment cost hardly rises. The eighth embodiment can efficiently, easily manufacture the semiconductor device 102 with higher versatility, higher strength, higher reliability, and higher durability at low cost.
Ninth Embodiment The ninth embodiment according to the present invention will be described with reference to
The ninth embodiment is one of variations of the semiconductor device and manufacturing method therefor according to the eighth embodiment. More specifically, in the ninth embodiment, a semiconductor chip is connected to a lead frame instead of a chip mounting base. The ninth embodiment will be explained in detail.
As shown in
Although not shown, the semiconductor chip 1 on the chip mount die pad 111, the lead frames 112, the Au bonding wires 9, and the like are arranged in the cavity of a mold. In addition, a box-like Cu foil 91 is arranged in the cavity with an opening facing the semiconductor chip 1 so as to cover the semiconductor chip 1, Au bonding wires 9, and the like from above them. Further, in the ninth embodiment, another box-like Cu foil 91 is arranged in the cavity with an opening facing the chip mount die pad 111 so as to cover the semiconductor chip 1, Au bonding wires 9, and the like from below them. That is, in the ninth embodiment, the two box-like Cu foils 91 are opposed to each other so as to sandwich the semiconductor chip 1, lead frames 112, and the like between them. The box-like Cu foils 91 are then arranged in the cavity so as to cover the semiconductor chip 1, Au bonding wires 9, chip mount die pad 111, and the like from the upper and lower (front and back) major surfaces of the semiconductor chip 1. At this time, the Cu foils 91 are arranged so that sealing member inlet ports 92 face the sealing resin injection gate of the mold. Similarly, the Cu foils 91 are arranged so that vents 93 face the air vent portions of the mold.
Subsequently, a sealing resin 10 is injected into the cavity which stores the semiconductor chip 1, lead frames 112, two Cu foils 91, and the like. The sealing resin 10 is guided between the Cu foils 91 from the sealing resin injection gate of the mold via the sealing member inlet ports 92 of the Cu foils 91. The sealing resin 10 is kept supplied (filled) between the Cu foils 91 until the sealing resin 10 almost entirely covers the inner surfaces of the Cu foils 91, the semiconductor chip 1 on the chip mount die pad 111, the Au bonding wires 9, the pad connecting portions 112a of the lead frames 112, and the like. While the surfaces of the Cu foils 91 and ends of the lead frames 112 that are opposite to the pad connecting portions 112a are exposed, sealing of the semiconductor chip 1, Au bonding wires 9, and the like and attachment of the Cu foils 91 onto the upper and lower major surfaces (upper and lower mold-sealed surfaces) of the sealing resin 10 are executed at once.
Of the Cu foils 91, the Cu foil 91 on the mold-sealed surface facing the semiconductor chip 1 forms the third interconnections, i.e., upper interconnections (upper terminals) or package mounting interconnections (package mounting terminals) 117. Of the Cu foils 91, the Cu foil 91 which is provided on the mold-sealed surface and opposed to the chip mount die pad 111 provides the second interconnections, i.e., lower interconnections (lower terminals) or substrate packaging interconnections (substrate packaging terminals) 116. The height of each side wall 91b of at least one Cu foil 91 which is provided on the mold-sealed surface and opposed to the semiconductor chip 1 is set to a size at which the side wall 91b does not contact the Au bonding wires 9 connected to the lead frames 112 and the like during and after the sealing step. For example, the height of the side wall 91b is preferably set to the sum of about 10 to 200 μm and the height from the surface of the lead frame 112 to the highest portion of the Au bonding wire 9. Thus, the Cu foil 91 is attached onto the mold-sealed surface without contacting the Au bonding wires 9 and the like.
The above steps fabricate a resin-sealed package (mold-sealed package) 113 comprised of the semiconductor chip 1, lead frames 112, sealing resin 10, two, upper and lower Cu foils 91, and the like, as shown in
As shown in
As shown in
Although not shown, a resist film such as a photosensitive dry film is adhered onto the surfaces of the upper and lower Cu foils 91. Exposure is performed for the Cu foil 91 on the substrate packaging surface 113b of the resin-sealed package 113. This exposure employs an exposure mask bearing the pattern of a plurality of cascade connecting terminals (interconnections) on the Cu foil 91, the pattern of packaging terminals corresponding to the connecting terminals of a substrate to be packed on the substrate packaging surface 113b, the pattern of a plurality of second interconnections 116, and the like. The patterns of the above-mentioned terminals, second interconnections 116, and the like are transferred onto the surface of the Cu foil 91 on the substrate packaging surface 113b. The Cu foil 91 undergoes etching, development, or the like. Hence, a plurality of second interconnections 116 and the like are formed on the substrate packaging surface 113b of the resin-sealed package 113. If necessary, a solder resist is applied to the surfaces of the second interconnections 116, or Ni/Au plating is executed for the surfaces of the cascade connecting terminals, packaging terminals, and the like.
Although not shown, exposure is done for the Cu foil 91 on the package mounting surface 113a of the resin-sealed package 113. This exposure employs an exposure mask bearing the pattern of a plurality of cascade connecting terminals (interconnections) on the Cu foil 91, the pattern of packaging terminals corresponding to the connecting terminals of a component to be mounted on the package mounting surface 113a, the pattern of a plurality of third interconnections 117, and the like. The patterns of the above-mentioned terminals, third interconnections 117, and the like are transferred onto the surface of the Cu foil 91 on the package mounting surface 113a. The Cu foil 91 undergoes etching, development, or the like. Accordingly, a plurality of third interconnections 117 and the like are formed on the package mounting surface 113a of the resin-sealed package 113. If necessary, a solder resist is applied to the surfaces of the third interconnections 117, or Ni/Au plating is executed for the surfaces of the cascade connecting terminals, packaging terminals, and the like.
By the above steps, a plurality of second interconnections 116 with a desired interconnection pattern, and the like can be formed on the substrate packaging surface 113b of the resin-sealed package 113, as shown in
An assembly of the resin-sealed packages 113 fabricated at once by the above steps is cut from a tape into individual packages by dicing or the like. Various tests are executed for the resin-sealed packages 113, and resin-sealed packages 113 which have passed these tests are determined as nondefectives. A desired semiconductor device 119 according to the ninth embodiment having the resin-sealed package 113 shown in
If necessary, predetermined external devices (not shown) such as a passive component are mounted on the package mounting surface 113a of the semiconductor device 119. Also, if necessary, a packaging substrate (not shown) is packaged on the substrate packaging surface 113b of the semiconductor device 119. If necessary, a plurality of semiconductor devices 119 are stacked and used as a multichip package.
As described above, the ninth embodiment can achieve the same effects as those of the first, third to fifth, and eighth embodiments. Since the Cu foil 91 serving as the second interconnections 116, the Cu foil 91 serving as the third interconnections 117, and the sealing resin 10 are provided at once, the manufacturing process of the semiconductor device 119 (resin-sealed package 113) can be further simplified. In transfer molding, the lead frames 112 electrically connected to the semiconductor chip 1 are simply interposed between the two Cu foils 91 and arranged in the cavity of the mold. General assembly equipment can be easily applied, and the burden such as equipment cost hardly rises. The ninth embodiment can efficiently, easily manufacture the semiconductor device 119 with higher versatility, higher strength, higher reliability, and higher durability at lower cost.
10th Embodiment The 10th embodiment according to the present invention will be described with reference to
In the 10th embodiment, similar to the eighth and ninth embodiments, a conductor serving as the third interconnection is provided on the surface of a sealing resin, and the fourth interconnection is provided in the sealing resin. Unlike the eighth and ninth embodiments, the sealing resin and conductor are separately provided in different steps. The 10th embodiment will be briefly described.
As shown in
As shown in
Although not shown, an adhesive about 8 to 50 μm thick is applied onto a surface of the Cu foil 121 that is adhered to the sealing resin 10. As the adhesive, for example, an epoxy- or imide-based adhesive is used. The Cu foil 121 with the adhesive is adhered onto the surface (mold-sealed surface) of the sealing resin 10 by hot lamination or vacuum press. The above steps fabricate a resin-sealed package (mold-sealed package) 122 comprised of the semiconductor chip 1, flexible base 2, sealing resin 10, Cu foil 121, and the like. The resin-sealed package 122 serves as a main building component of a semiconductor device 125 according to the 10th embodiment.
As shown in
An assembly of the resin-sealed packages 122 fabricated at once by the above steps is cut from a tape into individual packages by dicing or the like. Various tests are executed for the resin-sealed packages 122, and resin-sealed packages 122 which have passed these tests are determined as nondefectives. Hence, a desired semiconductor device 125 according to the 10th embodiment having the resin-sealed package 122 shown in
If necessary, predetermined external devices (not shown) such as a passive component are mounted on a package mounting surface 122a of the semiconductor device 125. Also, if necessary, a packaging substrate (not shown) is packaged on the substrate packaging surface 122b of the semiconductor device 125. If necessary, a plurality of semiconductor devices 125 are stacked and used as a multichip package.
As described above, the 10th embodiment can obtain the same effects as those of the first, third to fifth, and eighth embodiments. The Cu foil 121 and sealing resin 10 need not be integrally provided at once in the molding step, and thus the Cu foil 121 need not be formed into a special shape which facilitates supply of the sealing resin 10 inside the Cu foil 121. The step of forming the Cu foil 121 can be simplified, and the formation cost of the Cu foil 121 can be suppressed. This results in a simple manufacturing process of the semiconductor device 125 and low manufacturing cost of the semiconductor device 125. The semiconductor device and manufacturing method therefor according to the 10th embodiment can be applied to the manufacture of various resin-sealed packages such as a so-called SOP, OMPAC, or Stacked MCP by forming the shape of the Cu foil 121 into a proper one corresponding to the mold-sealed surface of the resin-sealed package. That is, the semiconductor device and manufacturing method therefore according to the 10th embodiment can be applied to the manufacture of various semiconductor devices regardless of the shape of the cavity of the mold. The semiconductor device and manufacturing method therefor according to the 10th embodiment exhibit a wide application range and high versatility.
The semiconductor device and manufacturing method therefor according to the present invention are not limited to the first to 10th embodiments described above. The arrangements and manufacturing steps can be partially changed to various settings, or various settings can be properly combined without departing from the spirit or scope of the invention.
For example, in the first and fourth embodiments, the chip mounting bases 2 and 41 are formed into a tape shape, but the present invention is not limited to this. The chip mounting bases 2 and 41 may be formed into a film or plate shape.
The semiconductor chip 1 is not limited to one function. As the semiconductor chip 1, semiconductor chips with various functions such as a CPU, memory, DSP, and image processing engine can be employed.
In the second embodiment, four semiconductor devices 20 of the first embodiment are stacked to fabricate one multichip package (semiconductor device) 21. Similarly, in the sixth embodiment, four semiconductor devices 64 of the fifth embodiment are stacked to fabricate one multichip package 71. However, the multichip package is not always fabricated by stacking identical semiconductor devices 20 or 64, or the like. For example, one multichip package may be fabricated by mixedly stacking the semiconductor device 20 of the first embodiment, the semiconductor device 34 of the third embodiment, the semiconductor device 52 of the fourth embodiment, the semiconductor device 64 of the fifth embodiment, and semiconductor devices 83 and 85 of the seventh embodiment. To fabricate a chip-stacked multichip package, proper numbers of semiconductor devices 20, 34, 52, 64, 83, and 85 are arranged at proper positions in accordance with a desired arrangement. Also, electrical connections between the semiconductor devices 20, 34, 52, 64, 83, and 85 (semiconductor chips 1), i.e., the first to fourth interconnections 5, 6, 13, 15, 43, 47, and 48 are set to proper patterns and numbers in accordance with a desired arrangement.
In the fourth embodiment, the sealing resin 10 is applied onto the chip mounting surface 41a of the chip mounting base 41, and the third and fourth interconnections 47 and 48 are integrally provided at once. However, the present invention is not limited to this. For example, the semiconductor device 52 may be fabricated by the same steps as those of the eighth embodiment. More specifically, the sealing resin 10 and a Cu foil serving as the third interconnections 47 are integrally provided at once on the chip mounting surface 41a of the flexible base 41. Thereafter, the non-via plugs 48 are provided as the fourth interconnections, and extend at once through at least the Cu foil and the sealing resin 10 having the Cu foil along the direction of thickness. In this manner, the non-via plugs 48 may be provided in a different step separately from the third interconnections 47 after the sealing resin 10 and the Cu foil serving as the third interconnections 47 are integrally provided at once on the chip mounting surface 41a of the flexible base 41.
Alternatively, the semiconductor device 52 of the fourth embodiment may be fabricated by the same step as that of the 10th embodiment. More specifically, the sealing resin 10 is applied onto the chip mounting surface 41a of the flexible base 41. The third interconnections 47 are provided on the surface of the sealing resin 10 in a different step separately from the sealing resin 10. Subsequently, the non-via plugs 48 are provided as the fourth interconnections, and extend at once through at least the third interconnections 47 and the sealing resin 10 having the third interconnections 47 along the direction of thickness. In this way, the third interconnections 47 and non-via plugs 48 may be separately provided in different steps after the sealing resin 10 is applied onto the chip mounting surface 41a of the flexible base 41.
In the semiconductor devices 83 and 85 according to the seventh embodiment, all the semiconductor chips 1 are mounted on the chip mounting base 2 or 41 by wire bonding. However, the present invention is not limited to this. For example, of the semiconductor chips 1, the lowermost semiconductor chip 1 in direct contact with the chip mounting base 2 or 41 may be mounted on the chip mounting base 2 or 41 by flip chip connection. In the semiconductor devices 83 and 85, semiconductor chips 1 with various functions such as a CPU, memory, DSP, and image processing engine can be stacked and mixedly mounted on the chip mounting base 2 or 41.
In the eighth embodiment, recesses for providing the fourth interconnections 100 are formed as the through holes 12, but the present invention is not limited to this. For example, the chip mounting base 41 of a single-sided copper-clad tape may be used as a chip mounting base, and recesses for providing the fourth interconnections 90 may be formed as non-via holes, similar to the fourth embodiment. In this case, the diameter of each non-via hole is preferably set to a ratio of about 1:1 or more with respect to the thickness of the resin-sealed package 98. This also applies to the semiconductor device 119 of the ninth embodiment using the lead frame 112 instead of the chip mounting bases 2 and 41. At least electrical connection between the second interconnection 116 and the lead frame 112 and electrical connection between the third interconnection 117 and the lead frame 112 suffice to be ensured.
In the eighth and ninth embodiments, the Cu foil 91 has a square box shape as shown in
In the ninth embodiment, only one semiconductor chip 1 is mounted on one major surface of the chip mount die pad 111 (lead frame 112), but the present invention is not limited to this. Similar to the seventh embodiment, a plurality of semiconductor chips 1 may be stacked and mounted on one major surface of the chip mount die pad 111. Alternatively, semiconductor chips 1 may be mounted each on the upper and lower major surfaces of the chip mount die pad 111, and opposed to each other. A plurality of semiconductor chips 1 may also be stacked on the upper and lower major surfaces of the chip mount die pad 111, and opposed to each other.
In the ninth embodiment, the sealing resin 10, and the two Cu foils 91 serving as the second and third interconnections 116 and 117 are integrally provided at once, and then the through plugs 108 serving as the fourth interconnections are provided. However, the present invention is not limited to this. For example, the semiconductor device 119 may be fabricated by the same steps as those of the first embodiment. More specifically, the sealing resin 10 is applied over the semiconductor chip 1, and the connecting portions between the semiconductor chip 1 and the lead frames 112 serving as the first interconnections. The through plugs 118 are provided by, e.g., plating, and extend at once through the sealing resin 10 and the lead frames 112 covered with the sealing resin 10 along the direction of thickness of the semiconductor chip 1. At least one of the Cu foil 91 serving as the second interconnections 116 and the Cu foil 91 serving as the third interconnections 117 is provided at once integrally with the through plugs 118 on the surface of the sealing resin 10. The other Cu foil 91 is provided on an opposite surface of the sealing resin 10, and opposed to the previous Cu foil 91. In this fashion, the through plugs 118, and at least one of the Cu foil 91 serving as the second interconnections 116 and the Cu foil 91 serving as the third interconnections 117 may be integrally provided at once after the sealing resin 10 is applied over the semiconductor chip 1, and the connecting portions between the semiconductor chip 1 and the lead frames 112.
Alternatively, the semiconductor device 119 may be fabricated by the same steps as those of the 10th embodiment. More specifically, the sealing resin 10 is applied over the semiconductor chip 1, and the connecting portions between the semiconductor chip 1 and the lead frames 112 serving as the first interconnections. At least one of the Cu foil 91 serving as the second interconnections 116 and the Cu foil 91 serving as the third interconnections 117 is provided on the surface of the sealing resin 10 in a different step separately from the sealing resin 10. Subsequently, the through plugs 118 are so provided as to extend at once through the sealing resin 10, the lead frames 112 covered with the sealing resin 10, and at least one of the Cu foil 91 serving as the second interconnections 116 and the Cu foil 91 serving as the third interconnections 117 along the direction of thickness of the semiconductor chip 1. The other Cu foil 91 is provided on an opposite surface of the sealing resin 10, and opposed to the previous Cu foil 91. The through plugs 118, and at least one of the Cu foil 81 serving as the second interconnections 116 and the Cu foil 91 serving as the third interconnections 117 may be separately provided in different steps after the sealing resin 10 is applied over the semiconductor chip 1, and the connecting portions between the semiconductor chip 1 and the lead frames 112.
Further, a multichip package similar to the chip-stacked multichip packages (semiconductor devices) 21 and 71 of the second and sixth embodiments is fabricated using a plurality of semiconductor devices 119 of the ninth embodiment. In this case, the semiconductor chips 1 of respective layers may be electrically connected by electrically connecting the lead frames (first interconnections) 112 of the semiconductor devices 119 adjacent in the stacking direction.
In the first and third to fifth embodiments, the fourth interconnections 15 and 48 are provided at the same time as the third interconnections 13 and 47. In the eighth to 10th embodiments, the third interconnections 99, 117, and 123 are provided prior to formation of the fourth interconnections 100 and 118. However, the fourth interconnections 15, 48, 100, and 118 are not always provided in the above-described orders. For example, in the first, third to fifth, eighth, and 10th embodiments, the fourth interconnections 15, 48, and 100 may be provided in the sealing resin 10, and then the third interconnections 13, 47, 99, and 123 may be provided on the surface of the sealing resin 10. Alternatively, in the ninth embodiment, the fourth interconnections 118 may be provided in the sealing resin 10, and then at least either the second interconnections 116 or third interconnections 117 may be provided on the surface of the sealing resin 10.
Additional advantages and modifications will readily occur to those skilled in the art. Therefore, the invention in its broader aspects is not limited o the specific details and representative embodiments shown and described herein. Accordingly, various modifications may be made without departing from the spirit or scope of the general inventive concept as defined by the appended claims and their equivalents.
Claims
1. A semiconductor device comprising:
- at least one semiconductor element;
- one chip mounting base being provided at least one first interconnection on one major surface thereof and at least one second interconnection on the other major surface thereof, and the semiconductor element being electrically connected to at least the one first interconnection and mounted on the one major surface;
- a sealing member being provided on the one major surface of the chip mounting base and covering the semiconductor element and the first interconnection;
- at least one third interconnection being provided on a surface of the sealing member; and
- at least one fourth interconnection being provided in the sealing member and the chip mounting base, and electrically connected to the first interconnection, the second interconnection, and the third interconnection.
2. A semiconductor device according to claim 1, wherein the fourth interconnection extends through at least the sealing member, the first interconnection, and the chip mounting base along a direction of thickness of the sealing member, the first interconnection, and the chip mounting base.
3. A semiconductor device according to claim 1, wherein the third interconnection is formed into a box shape which has an opening on at least a side facing the sealing member and covers the sealing member and the semiconductor element mounted on the chip mounting base.
4. A semiconductor device according to claim 1, wherein the third interconnection is formed from a conductor including at least one Cu layer.
5. A semiconductor device according to claim 1, wherein a plurality of semiconductor elements are stacked and mounted on the one major surface of the chip mounting base.
6. A semiconductor device comprising:
- at least one semiconductor element;
- one chip mounting base being provided at least one first interconnection on one major surface thereof and at least one second interconnection which is electrically connected to at least the one first interconnection with extending through a base body of the chip mounting base and being exposed on the other major surface thereof, and the semiconductor element being electrically connected to at least the one first interconnection and mounted on the one major surface;
- a sealing member being provided on the one major surface of the chip mounting base and covering the semiconductor element and the first interconnection;
- at least one third interconnection being provided on a surface of the sealing member; and
- at least one fourth interconnection being provided in the sealing member and electrically connected to the first interconnection and the third interconnection.
7. A semiconductor device according to claim 6, wherein the fourth interconnection extends through at least the sealing member along a direction of thickness of the sealing member.
8. A semiconductor device according to claim 6, wherein the third interconnection is formed into a box shape which has an opening on at least a side facing the sealing member and covers the sealing member and the semiconductor element mounted on the chip mounting base.
9. A semiconductor device according to claim 6, wherein the third interconnection is formed from a conductor including at least one Cu layer.
10. A semiconductor device according to claim 6, wherein a plurality of semiconductor elements are stacked and mounted on the one major surface of the chip mounting base.
11. A semiconductor device comprising:
- at least one semiconductor element;
- at least one first interconnection which is electrically connected to the semiconductor element;
- a sealing member being provided with covering the semiconductor element and a connecting portion between the semiconductor element and the first interconnection and with exposing at least one end of the first interconnection;
- at least one second interconnection and at least one third interconnection being provided on a surface of the sealing member with facing each other and with sandwiching the semiconductor element and the first interconnection between the second interconnection and the third interconnection; and
- at least one fourth interconnection being provided in the sealing member and electrically connected to the first interconnection, the second interconnection, and the third interconnection.
12. A semiconductor device according to claim 11, wherein the fourth interconnection extends through the sealing member and the first interconnection inside the sealing member along a direction of thickness of the semiconductor element provided inside the sealing member.
13. A semiconductor device according to claim 11, wherein at least one of the second interconnection and the third interconnection is formed into a box shape which has an opening on at least a side facing the sealing member and covers the sealing member, the semiconductor element connected to the first interconnection, and the connecting portion between the semiconductor element and the first interconnection.
14. A semiconductor device according to claim 11, wherein at least one of the second interconnection and the third interconnection is formed from a conductor including at least one Cu layer.
15. A semiconductor device according to claim 11, wherein a plurality of semiconductor elements are stacked in the sealing member, and electrically connected to the first interconnection.
16. A semiconductor device comprising:
- a plurality of stacked semiconductor devices, wherein at least two the semiconductor devices adjacent in a stacking direction comprising; at least one semiconductor element; one chip mounting base being provided at least one first interconnection on one major surface thereof and at least one second interconnection on the other major surface thereof, and the semiconductor element being electrically connected to at least the one first interconnection and mounted on the one major surface; a sealing member being provided on the one major surface of the chip mounting base and covering the semiconductor element and the first interconnection; at least one third interconnection being provided on a surface of the sealing member; at least one fourth interconnection being provided in the sealing member and the chip mounting base, and electrically connected to the first interconnection, the second interconnection, and the third interconnection; and
- the second interconnections, the third interconnections, or the second interconnections and the third interconnections of at least two the semiconductor devices adjacent in a stacking direction being electrically connected.
17. A semiconductor device comprising:
- a plurality of stacked semiconductor devices, wherein at least two the semiconductor devices adjacent in a stacking direction comprising; at least one semiconductor element; one chip mounting base being provided at least one first interconnection on one major surface thereof and at least one second interconnection which is electrically connected to at least the one first interconnection with extending through a base body of the chip mounting base and being exposed on the other major surface thereof, and the semiconductor element being electrically connected to at least the one first interconnection and mounted on the one major surface; a sealing member being provided on the one major surface of the chip mounting base and covering the semiconductor element and the first interconnection; at least one third interconnection being provided on a surface of the sealing member; at least one fourth interconnection being provided in the sealing member and electrically connected to the first interconnection and the third interconnection; and
- the second interconnections, the third interconnections, or the second interconnections and the third interconnections of at least two the semiconductor devices adjacent in a stacking direction being electrically connected.
18. A semiconductor device comprising:
- a plurality of stacked semiconductor devices, wherein at least two the semiconductor devices adjacent in a stacking direction comprising; at least one semiconductor element; at least one first interconnection which is electrically connected to the semiconductor element; a sealing member being provided with covering the semiconductor element and a connecting portion between the semiconductor element and the first interconnection and with exposing at least one end of the first interconnection; at least one second interconnection and at least one third interconnection being provided on a surface of the sealing member with facing each other and with sandwiching the semiconductor element and the first interconnection between the second interconnection and the third interconnection; at least one fourth interconnection being provided in the sealing member and electrically connected to the first interconnection, the second interconnection, and the third interconnection; and
- the first interconnections, the second interconnections, the third interconnections, or predetermined interconnections out of the first interconnections, the second interconnections, and the third interconnections of at least two the semiconductor devices adjacent in a stacking direction being electrically connected.
19. A semiconductor device manufacturing method comprising:
- electrically connecting at least one semiconductor element to at least one first interconnection and mounting the semiconductor element on one major surface of a chip mounting base in which at least the one first interconnection is provided on the one major surface and at least one second interconnection is provided on the other major surface; and
- providing a sealing member on the one major surface of the chip mounting base with covering the semiconductor element and the first interconnection, providing at least one third interconnection on a surface of the sealing member, and providing in the sealing member and the chip mounting base at least one fourth interconnection which is electrically connected to the first interconnection, the second interconnection, and the third interconnection.
20. A semiconductor device manufacturing method according to claim 19, wherein the sealing member is provided on the one major surface of the chip mounting base, and then the third interconnection is provided on the surface of the sealing member while the fourth interconnection is so provided as to extend at once through at least the sealing member, the first interconnection, and the chip mounting base along a direction of thickness of the sealing member, the first interconnection, and the chip mounting base.
21. A semiconductor device manufacturing method according to claim 19, wherein the sealing member is provided on the one major surface of the chip mounting base, then the third interconnection is provided on the surface of the sealing member, and the fourth interconnection is so provided as to extend at once through the sealing member having the third interconnection, the first interconnection, the chip mounting base, and at least one of the second interconnection and the third interconnection along a direction of thickness of the sealing member, the first interconnection, the chip mounting base, and at least one of the second interconnection and the third interconnection.
22. A semiconductor device manufacturing method according to claim 19, wherein the sealing member and the third interconnection are provided at once on the one major surface of the chip mounting base, and then the fourth interconnection is so provided as to extend at once through the sealing member having the third interconnection, the first interconnection, the chip mounting base, and at least one of the second interconnection and the third interconnection along a direction of thickness of the sealing member, the first interconnection, the chip mounting base, and at least one of the second interconnection and the third interconnection.
23. A semiconductor device manufacturing method according to claim 19, wherein the third interconnection is formed using a conductor including at least one Cu layer.
24. A semiconductor device manufacturing method according to claim 19, wherein a plurality of semiconductor elements are stacked and mounted on the one major surface of the chip mounting base.
25. A semiconductor device manufacturing method according to claim 22, wherein
- a conductor which is formed into a box shape that has an opening on a side facing the semiconductor element and covers the semiconductor element mounted on the chip mounting base, which has at least one sealing member inlet port allowing the sealing member to flow out and in, and which has a vent allowing gas to freely come in and out, at a portion different from a portion at which the sealing member inlet port is provided is used as the third interconnection; and
- the conductor is opposed to the semiconductor element mounted on the one major surface of the chip mounting base, the sealing member is guided between the chip mounting base and the conductor via the sealing member inlet port by transfer molding, and sealing of the semiconductor element and attachment of the conductor to the sealing member are performed at once while a surface of the conductor is exposed.
26. A semiconductor device manufacturing method comprising:
- electrically connecting at least one semiconductor element to at least one first interconnection and mounting the semiconductor element on one major surface of a chip mounting base in which at least the one first interconnection is provided on the one major surface and at least one second interconnection which is electrically connected to at least the one first interconnection is provided with extending through a base body and being exposed on the other major surface; and
- providing a sealing member on the one major surface of the chip mounting base with covering the semiconductor element and the first interconnection, providing at least one third interconnection on a surface of the sealing member, and providing in the sealing member at least one fourth interconnection which is electrically connected to the first interconnection and the third interconnection.
27. A semiconductor device manufacturing method according to claim 26, wherein the sealing member is provided on the one major surface of the chip mounting base, and then the third interconnection is provided on the surface of the sealing member while the fourth interconnection is so provided as to extend through at least the sealing member along a direction of thickness of the sealing member.
28. A semiconductor device manufacturing method according to claim 26, wherein the sealing member is provided on the one major surface of the chip mounting base, then the third interconnection is provided on the surface of the sealing member, and the fourth interconnection is so provided as to extend at once through at least the third interconnection and the sealing member having the third interconnection along a direction of thickness of the third interconnection and the sealing member having the third interconnection.
29. A semiconductor device manufacturing method according to claim 26, wherein the sealing member and the third interconnection are provided at once on the one major surface of the chip mounting base, and then the fourth interconnection is so provided as to extend at once through at least the third interconnection and the sealing member having the third interconnection along a direction of thickness of the third interconnection and the sealing member.
30. A semiconductor device manufacturing method according to claim 26, wherein the third interconnection is formed using a conductor including at least one Cu layer.
31. A semiconductor device manufacturing method according to claim 26, wherein a plurality of semiconductor elements are stacked and mounted on the one major surface of the chip mounting base.
32. A semiconductor device manufacturing method according to claim 29, wherein
- a conductor which is formed into a box shape that has an opening on a side facing the semiconductor element and covers the semiconductor element mounted on the chip mounting base, which has at least one sealing member inlet port allowing the sealing member to flow out and in, and which has a vent allowing gas to freely come in and out, at a portion different from a portion at which the sealing member inlet port is provided is used as the third interconnection; and
- the conductor is opposed to the semiconductor element mounted on the one major surface of the chip mounting base, the sealing member is guided between the chip mounting base and the conductor via the sealing member inlet port by transfer molding, and sealing of the semiconductor element and attachment of the conductor to the sealing member are performed at once while a surface of the conductor is exposed.
33. A semiconductor device manufacturing method comprising:
- electrically connecting at least one semiconductor element to at least one first interconnection; and
- providing a sealing member with covering the semiconductor element and a connecting portion between the semiconductor element and the first interconnection and with exposing at least one end of the first interconnection, providing at least one second interconnection and at least one third interconnection on a surface of the sealing member with facing each other and with sandwiching the semiconductor element and the first interconnection between the second interconnection and the third interconnection, and providing in the sealing member at least one fourth interconnection which is electrically connected to the first interconnection, the second interconnection, and the third interconnection.
34. A semiconductor device manufacturing method according to claim 33, wherein the sealing member is provided over the semiconductor element and the connecting portion between the semiconductor element and the first interconnection, and then at least one of the second interconnection and the third interconnection is provided on the surface of the sealing member while the fourth interconnection is so provided as to extend at once through at least the sealing member and the first interconnection covered with the sealing member along a direction of thickness of the semiconductor element.
35. A semiconductor device manufacturing method according to claim 33, wherein the sealing member is provided over the semiconductor element and the connecting portion between the semiconductor element and the first interconnection, then at least one of the second interconnection and the third interconnection is provided on the surface of the sealing member, and the fourth interconnection is so provided as to extend at once through the sealing member having at least one of the second interconnection and the third interconnection, the first interconnection covered with the sealing member, and at least one of the second interconnection and the third interconnection along a direction of thickness of the semiconductor element.
36. A semiconductor device manufacturing method according to claim 33, wherein the sealing member and at least one of the second interconnection and the third interconnection are provided at once, and then the fourth interconnection is so provided as to extend at once through the sealing member having at least one of the second interconnection and the third interconnection, the first interconnection covered with the sealing member, and at least one of the second interconnection and the third interconnection along a direction of thickness of the semiconductor element.
37. A semiconductor device manufacturing method according to claim 33, wherein at least one of the second interconnection and the third interconnection is formed using a conductor including at least one Cu layer.
38. A semiconductor device manufacturing method according to claim 33, wherein the second interconnection and the third interconnection are provided at once on the surface of the sealing member.
39. A semiconductor device manufacturing method according to claim 33, wherein a plurality of semiconductor elements are stacked and electrically connected to the first interconnection.
40. A semiconductor device manufacturing method according to claim 36, wherein
- a conductor which is formed into a box shape that has an opening on a side facing the semiconductor element and covers the semiconductor element connected to the first interconnection and the connecting portion between the semiconductor element and the first interconnection, which has at least one sealing member inlet port allowing the sealing member to flow out and in, and which has a vent allowing gas to freely come in and out, at a portion different from a portion at which the sealing member inlet port is provided is used as at least one of the second interconnection and the third interconnection; and
- the conductor is opposed to the semiconductor element connected to the first interconnection, the sealing member is guided inside the conductor via the sealing member inlet port by transfer molding, and sealing of the semiconductor element the connecting portion between the semiconductor element and the first interconnection, and attachment of the conductor to the sealing member are performed at once while a surface of the conductor is exposed.
41. A semiconductor device manufacturing method comprising:
- stacking a plurality of semiconductor devices, wherein at least two the semiconductor devices adjacent in a stacking direction being fabricated by electrically connecting at least one semiconductor element to at least one first interconnection and mounting the semiconductor element on one major surface of a chip mounting base in which at least the one first interconnection is provided on the one major surface and at least one second interconnection is provided on the other major surface; and providing a sealing member on the one major surface of the chip mounting base with covering the semiconductor element and the first interconnection, providing at least one third interconnection on a surface of the sealing member, and providing in the sealing member and the chip mounting base at least one fourth interconnection which is electrically connected to the first interconnection, the second interconnection, and the third interconnection; and
- electrically connecting the second interconnections, the third interconnections, or the second interconnections and the third interconnections of at least two the semiconductor devices adjacent in a stacking direction.
42. A semiconductor device manufacturing method comprising:
- stacking a plurality of semiconductor devices, wherein at least two the semiconductor devices adjacent in a stacking direction being fabricated by electrically connecting at least one semiconductor element to at least one first interconnection and mounting the semiconductor element on one major surface of a chip mounting base in which at least the one first interconnection is provided on the one major surface and at least one second interconnection which is electrically connected to at least the one first interconnection is provided with extending through a base body and being exposed on the other major surface; and providing a sealing member on the one major surface of the chip mounting base with covering the semiconductor element and the first interconnection, providing at least one third interconnection on a surface of the sealing member, and providing in the sealing member at least one fourth interconnection which is electrically connected to the first interconnection and the third interconnection; and
- electrically connecting the second interconnections, the third interconnections, or the second interconnections and the third interconnections of at least two the semiconductor devices adjacent in a stacking direction.
43. A semiconductor device manufacturing method comprising:
- stacking a plurality of semiconductor devices, wherein at least two the semiconductor devices adjacent in a stacking direction being fabricated by electrically connecting at least one semiconductor element to at least one first interconnection; and providing a sealing member with covering the semiconductor element and a connecting portion between the semiconductor element and the first interconnection and with exposing at least one end of the first interconnection, providing at least one second interconnection and at least one third interconnection on a surface of the sealing member with facing each other and with sandwiching the semiconductor element and the first interconnection between the second interconnection and the third interconnection, and providing in the sealing member at least one fourth interconnection which is electrically connected to the first interconnection, the second interconnection, and the third interconnection; and
- electrically connecting the first interconnections, the second interconnections, the third interconnections, or predetermined interconnections out of the first interconnections, the second interconnections, and the third interconnections of at least two the semiconductor devices adjacent in a stacking direction.
Type: Application
Filed: Jul 7, 2004
Publication Date: Nov 17, 2005
Patent Grant number: 7352052
Inventors: Takashi Imoto (Tokyo), Chiaki Takubo (Tokyo)
Application Number: 10/885,138
