Protection of active layers of memory cells during processing of other elements
A method of fabricating an electronic structure by providing a conductive layer, providing a dielectric layer over the conductive layer, providing first and second openings through the dielectric layer, providing first and second conductive bodies in the first and second openings respectively and in contact with the conductive layer, providing a memory structure over the first conductive body, providing a protective element over the memory structure, and undertaking processing on the second conductive body.
Latest Patents:
1. Technical Field
This invention relates generally to memory technology, and more particularly, to the protection of the active layer of a memory cell during processing steps undertaken on other elements, for example, copper vias.
2. Background Art
Generally, memory devices associated with computers and other electronic devices are employed to store and maintain information for the operation thereof. Typically, such a memory device includes an array of memory cells, wherein each memory cell can be accessed for programming, erasing, and reading thereof. Each memory cell maintains information in an “off” state or an “on” state, also referred to as “0” and “1” respectively, which can be read during the reading step of that memory cell.
As such electronic devices continue to be developed and improved, the amount of information required to be stored and maintained continues to increase.
In order to erase the memory cell, a positive voltage is applied to the electrode 38, while the electrode 32 is held at ground, so that an electrical potential Ver is applied across the memory cell 30 from a higher to a lower electrical potential in the reverse direction. This potential causes current to flow through the memory cell in the reverse direction, and is sufficient to cause copper ions to be repelled from the active layer 36 toward the electrode 32 and into the superionic layer 34, in turn causing the active layer 36 (and the overall memory cell 30) to be in a high-resistance or substantially non-conductive state. This state remains upon removal of such potential from the memory cell 30.
In reading the state of the memory cell 30, an electrical potential Vr is applied across the memory cell 30 from a higher to a lower electrical potential in the same direction as the electrical potential Vpg. This electrical potential is less than the electrical potential Vpg applied across the memory cell 30 for programming (see above). In this situation, if the memory cell 30 is programmed, the memory cell 30 will readily conduct current, indicating that the memory cell 30 is in its programmed state. If the memory cell 30 is not programmed, the memory cell 30 will not conduct current, indicating that the memory cell 30 is in its erased state.
A hard mask 62, for example silicon nitride, is formed over and on the upper surface of the resulting structure, i.e., over the upper surfaces of the copper bodies 58, 60 and the dielectric layer 50 by any suitable method (
A tantalum-containing layer 68 is deposited over and on the resulting structure (
With reference to
Prior to providing connections to the conductive body 72 and the active layer 78, a cleaning step 80 is undertaken to remove native oxide 82 which has formed on the conductive body 72 by contact with the air (
The cleaning step as illustrated and described has been found necessary for providing proper ohmic contact between the conductive layer 84 and the conductive body 72. However, this process for removal of oxidation 82 from the conductive body 72, involving relatively violent physical bombardment of the oxide 82, is undertaken with the active layer 78 of the memory structure 72 exposed. This aggressive cleaning process, while effective in removing the oxide 82, may well damage the exposed active layer 78, degrading the performance of the completed memory cell or rendering it inoperative.
Therefore, what is needed is an approach wherein proper removal of surface oxidation from selected conductive bodies is achieved, meanwhile avoiding damage to the memory structure.
DISCLOSURE OF THE INVENTIONBroadly stated, the present invention is a method of fabricating an electronic structure comprising the steps of providing a conductive layer, providing a dielectric layer over the conductive layer, providing first and second openings through the dielectric layer, providing first and second conductive bodies in the first and second openings respectively and in contact with the conductive layer, providing a memory structure over the first conductive body, providing a protective element over the memory structure, and undertaking processing on the second conductive body. In another aspect of the invention, an electronic structure comprises a dielectric layer having first and second openings therein, first and second conductive bodies in the first and second openings respectively, a memory structure over the first body and comprising (a) a passive layer on the first body and (b) an active layer on the passive layer, and a protective element comprising titanium and/or titanium nitride over the memory structure and not over the second conductive body.
The present invention is better understood upon consideration of the detailed description below, in conjunction with the accompanying drawings. As will become readily apparent to those skilled in the art from the following description, there is shown and described (an embodiment of this invention simply by way of the illustration of the best mode to carry out the invention. As will be realized, the invention is capable of other embodiments and its several details are capable of modifications and various obvious aspects, all without departing from the scope of the invention. Accordingly, the drawings and detailed description will be regarded as illustrative in nature and not as restrictive.
BRIEF DESCRIPTION OF THE DRAWINGSThe novel features believed characteristic of the invention are set forth in the appended claims. The invention itself, however, as well as said preferred mode of use, and further objects and advantages thereof, will best be understood by reference to the following detailed description of an illustrative embodiment when read in conjunction with the accompanying drawings, wherein:
Reference is now made in detail to a specific embodiment of the present invention which illustrates the best mode presently contemplated by the inventors for practicing the invention.
A hard mask 112, for example silicon nitride, is formed over and on the upper surface of the resulting structure, i.e., over the upper surfaces of the copper bodies 108, 110 and the dielectric layer 100 by any suitable method (
A tantalum-containing layer 118 is deposited over and on the resulting structure (
With reference to
Next, and with reference to
Using standard photoresist patterning technology, portions of the titanium-containing metal layer are removed, leaving a titanium-containing element 134 over and on the active layer 130 (
Then, as previously shown and described, a conductive metal layer 140, for example an aluminum containing layer (for example a Ti/TiN/Al(0.5% Cu)/TiN stack is provided on and over the resulting structure (
It will be seen that here is provided an approach wherein the step of removing oxidation from a conductive body is achieved without damage to any part of the memory cell. This approach is simple yet highly effective in achieving this goal.
The foregoing description of the embodiment of the invention has been presented for purposes of illustration and description. It is not intended to be exhaustive or to limit the invention to the precise form disclosed. Other modifications or variations are possible in light of the above teachings.
The embodiment was chosen and described to provide the best illustration of the principles of the invention and its practical application to thereby enable one of ordinary skill of the art to utilize the invention in various embodiments and with various modifications as are suited to the particular use contemplated. All such modifications and variations are within the scope of the invention as determined by the appended claims when interpreted in accordance with the breadth to which they are fairly, legally and equitably entitled.
Claims
1. A method of fabricating an electronic structure comprising:
- providing a base structure;
- providing a memory structure over a portion of the base structure;
- providing a protective element over the memory structure; and
- undertaking processing on the base structure in a region thereof not under the protective element.
2. The method of claim 1 wherein the protective element comprises conductive material.
3. The method of claim 2 wherein the protective element comprises titanium.
4. The method of claim 3 wherein processing on the base structure comprises a cleaning process.
5. The method of claim 4 wherein the memory structure comprises a first memory structure layer, and a second, active memory structure layer on the first memory structure layer.
6. A method of fabricating an electronic structure comprising:
- providing a layer having first and second openings therein;
- providing first and second bodies in the first and second openings respectively;
- providing a memory structure over the first body;
- providing a protective element over the memory structure; and
- undertaking processing on the second body with the protective element over the memory structure.
7. The method of claim 6 wherein the memory structure comprises a first memory structure layer and a second memory structure layer.
8. The method of claim 7 wherein the first memory structure layer is on the first body, and the second memory structure layer is on the first memory structure layer.
9. The method of claim 8 wherein the first memory structure layer is a passive layer, and the second memory structure layer is an active layer.
10. The method of claim 9 wherein the protective element comprises conductive material.
11. The method of claim 10 wherein each of the first and second bodies comprises conductive material.
12. The method of claim 11 wherein the protective element comprises metal, and wherein each of the first and second bodies comprises metal.
13. The method of claim 10 wherein the protective element comprises titanium.
14. The method of claim 12 wherein the protective element comprises titanium.
15. The method of claim 14 wherein the layer having first and second openings therein comprises a dielectric layer.
16. The method of claim 9 wherein processing on the second body comprises a cleaning process.
17. The method of claim 16 and further comprising providing a conductive layer over the resulting structure.
18. A method of fabricating an electronic structure comprising:
- providing a conductive layer;
- providing a dielectric layer over the conductive layer;
- providing first and second openings through the dielectric layer;
- providing first and second conductive bodies in the first and second openings respectively and in contact with the conductive layer;
- providing a memory structure over the first conductive body;
- providing a protective element over the memory structure; and
- undertaking processing on the second metal conductive body.
20. The method of claim 18 wherein the protective element comprises metal.
21. The method of claim 20 wherein the memory structure comprises first and second memory structure layers, the first memory structure layer being a passive layer on the first metal plug, the second memory structure layer of being an active layer on the passive layer.
22. The method of claim 21 wherein the protective element comprises titanium.
23. The method of claim 22 wherein each of the first and second conductive bodies comprises copper.
24. The method of claim 23 wherein processing undertaken on the second conductive body comprises an oxidation removal process.
25. The method of claim 24 and further comprising the step of providing a second conductive layer over the resulting structure and in contact with the protective element and the second conductive body.
26. An electronic structure comprising:
- a layer having first and second openings therein;
- first and second bodies in the first and second openings respectively;
- a memory structure over the first body; and
- an element comprising titanium over the memory structure and not over the second conductive body.
27. The structure of claim 26 wherein the memory structure comprises a first memory structure layer on the first body, and a second, active memory structure layer on the first memory structure layer.
28. The structure of claim 27 wherein each of the first and second bodies comprises conductive material.
29. The structure of claim 28 wherein each of the first and second bodies comprises metal.
30. The structure of claim 29 wherein the layer having first and second openings therein comprises a dielectric layer.
31. The structure of claim 26 and further comprising a conductive layer over and in contact with the element comprising titanium and the second body.
32. The structure claim 31 and further comprising an additional conductive layer, the dielectric layer being provided over the additional conductive layer, each of the first and second body being in contact with the additional conductive layer.
Type: Application
Filed: Nov 12, 2004
Publication Date: May 18, 2006
Patent Grant number: 7220642
Applicant:
Inventors: Steven Avanzino (Cupertino, CA), Igor Sokolik (East Boston, MA), Suzette Pangrle (Cupertino, CA), Nicholas Tripsas (San Jose, CA), Jeffrey Shields (Sunnyvale, CA)
Application Number: 10/987,262
International Classification: H01L 29/02 (20060101);