System and method for expansion of a computer

- Paul Charles

A system and method for interfacing at least one ISA and/or PCI compliant device with a PCMCIA compliant device socket (124) on a host computer (122) is disclosed. Preferably included in the system are structures to carry out the functions of; interrupt translation between the PCMCIA port and the ISA devices; direct memory access translation between the PCMCIA port and the ISA devices; translation of bus address latch enable signal between the PCMCIA port and the ISA devices; translation between memory read and memory write signal of the PCMCIA port and a system memory read signal and a system memory write signal of the ISA devices: translation between the PCMCIA port and 8 bit ISA devices; providing a clock signal to the ISA devices; supplying power to the ISA devices; and translation of the timing between the PCMCIA port and the ISA devices.

Skip to:  ·  Claims  ·  References Cited  · Patent History  ·  Patent History

Claims

1. A system for providing translation between a host computer having a first port, the first port compliant with a first standard, the first standard being selected from the group consisting of PCMCIA and CardBus, and a hardware device which is compliant with a second standard, the second standard being selected from the group consisting of ISA and PCI, the first standard and the second standard being non-compatible with each other, the system comprising:

means for direct memory access translation between the host computer and the hardware device;
means for supplying power to the hardware device; and
means for translating the timing between the host computer and the hardware device such that the host computer and the hardware device are interfaced and the functions of the hardware device are provided to the host computer.

2. A system as defined in claim 1 wherein the first standard is the PCMCIA standard and wherein the second standard is the ISA standard.

3. A system as defined in claim 1 wherein the first standard is the PCMCIA standard and wherein the second standard is the PCI standard.

4. A System as defined in claim 1 further comprising means for interrupt translation between the host computer and the hardware device.

5. A system as defined in claim 1 wherein the hardware device comprises at least one ISA compliant add-on printed circuit card.

6. A system as defined in claim 1 wherein the hardware device comprises at least one PCI compliant add-on printed circuit card.

7. A system as defined in claim 1 wherein means for direct memory access translation comprises:

a DMA register; and
a DMA controller.

8. A system as defined in claim 1 wherein the means for supplying power to the hardware device comprises:

means for supplying +12 volts;
means for supplying -12 volts;
means for supplying +5 volts; and
means for supplying -5 volts;

9. A system as defined in claim 1 wherein the port comprises a PCMCIA socket.

10. A system as defined in claim 1 wherein the means for translating the timing comprises a read/write timing generator.

11. A system for providing translation between a host computer having a first port, the first port compliant with a first standard, the first standard being selected from the group consisting of PCMCIA and CardBus, and a hardware device which is compliant with a second standard, the second standard being selected from the group consisting of ISA and PCI, the first standard and the second standard being non-compatible with each other and the hardware device requiring support for a plurality of interrupts, the system comprising:

means for direct memory access translation between the host computer and the hardware device;
means for interrupt translation between the host computer and the hardware device and for providing interrupt support for a plurality of interrupt request levels;
means for supplying power to the hardware device; and
means for translating the timing between the host computer and the hardware device such that the host computer and the hardware device are interfaced and the functions of the hardware device are provided to the host computer.

12. A system as defined in claim 11 wherein the first standard is the PCMCIA standard and wherein the second standard is the ISA standard.

13. A system as defined in claim 11 wherein the first standard is the PCMCIA standard and wherein the second standard is the PCI standard.

14. A system as defined in claim 11 wherein the means for interrupt translation comprises means for translating multiple interrupts required by the hardware device to a single interrupt.

15. A system as defined in claim 14 wherein the multiple interrupts comprises at least five interrupts.

16. A system as defined in claim 11 wherein the hardware device comprises at least one ISA compliant add-on circuit card.

17. A system as defined in claim 11 wherein the hardware device comprises at least one PCI compliant add-on circuit card.

18. A system as defined in claim 11 further comprising means for direct memory access translation.

19. A system as defined in claim 11 wherein the means for supplying power to the hardware device comprises:

means for supplying +12 volts;
means for supplying -12 volts;
means for supplying +5 volts; and
means for supplying -5 volts;

20. A system as defined in claim 11 wherein the port comprises a PCMCIA socket.

21. A system as defined in claim 11 wherein the means for translating the timing comprises a read/write timing generator.

22. A system for expanding a host computer having a PCMCIA compliant port and allowing the host computer to interface with at least one ISA compliant device, the system comprising:

means for making electrical and physical connection to the PCMCIA compliant port;
means for making electrical connection to the at least one ISA compliant device;
means for interrupt translation between the PCMCIA port and the at least one ISA compliant device;
means for direct memory access translation between the PCMCIA port and the at least one ISA compliant device;
means for providing a clock signal to the ISA compliant device;
means for supplying power to the at least one ISA compliant device; and
means for translating the timing between the PCMCIA port and the ISA compliant device such that the host computer can utilize the functions of the at least one ISA compliant device.

23. A system as defined in claim 22 wherein the at least one ISA compliant device comprises an ISA compliant add-on card and wherein the system further comprises a serial port, a parallel port, a key board port, and a mouse port.

24. A system as defined in claim 22 further comprising means for providing DRAM refresh to the ISA compliant device.

25. A system as defined in claim 22 wherein the means for supplying power comprises:

means for supplying +12 volts;
means for supplying -12 volts;
means for supplying +5 volts; and
means for supplying -5 volts;

26. A system as defined in claim 22 wherein the means for providing a clock signal comprises means for providing an 8 MHz clock signal and means for providing a 14.318 MHz clock signal.

27. A system as defined in claim 22 further comprising:

means for translating a buss address latch enable signal between the PCMCIA port and the at least one ISA compliant device;
means for translating between a memory read signal and a memory write signal of the PCMCIA port and a system memory read signal and a system memory write signal for the at least one ISA compliant device; and
means for translation between the PCMCIA port and an 8 bit ISA compatible add-on card.

28. A method for providing translation between a host computer having a first port, the first port compliant with a first standard, the first standard being selected from the group consisting of PCMCIA and CardBus, and a hardware device which is compliant with a second standard, the second standard being selected from the group consisting of ISA and PCI, the first standard and the second standard being non-compatible with each other and the hardware device requiring support for a plurality of interrupts, the method comprising the steps of:

direct memory access translation between the host computer and the hardware device;
translating between the interrupts of the host computer and the plurality of interrupts of the hardware device;
supplying power to the hardware device; and
translating the timing between the host computer and the hardware device such that the host computer and the hardware device are interfaced and the functions of the hardware device are provided to the host computer.

29. A method for providing translation between a host computer having a first port, the first port compliant with a first standard, the first standard being selected from the group consisting of PCMCIA and CardBus, and a hardware device which is compliant with a second standard, the second standard being selected from the group consisting of ISA and PCI, the first standard and the second standard being non-compatible with each other, the method comprising the steps of:

direct memory access translation between the host computer and the hardware device;
supplying power to the hardware device; and
translating the timing between the host computer and the hardware device such that the host computer and the hardware device are interfaced and the functions of the hardware device are provided to the host computer.

30. A method for expanding a host computer having a PCMCIA compliant port and allowing the host computer to interface with at least one ISA compliant device, the method comprising the steps of:

making electrical and physical connection to the PCMCIA compliant port;
making electrical connection to the at least one ISA compliant device;
translation between the PCMCIA port interrupt and the interrupts of the at least one ISA compliant device;
direct memory access translation between the PCMCIA port and the at least one ISA compliant device;
providing a clock signal to the ISA compliant device;
supplying power to the at least one ISA compliant device; and
translating the timing between the PCMCIA port and the ISA compliant device such that the host computer can utilize the functions of the at least one ISA compliant device.
Referenced Cited
U.S. Patent Documents
4779340 October 25, 1988 Kihm et al.
5191653 March 2, 1993 Banks et al.
5430847 July 4, 1995 Bradley et al.
5463742 October 31, 1995 Kobayashi
5471587 November 28, 1995 Fernando
5481678 January 2, 1996 Kondo et al.
5499346 March 12, 1996 Amini et al.
5519851 May 21, 1996 Bender et al.
5596169 January 21, 1997 Baker et al.
5596562 January 21, 1997 Chen
Foreign Patent Documents
0606111A2 July 1994 EPX
0624002A2 November 1994 EPX
WO 95/23368 August 1995 WOX
WO 9608773A2 March 1996 WOX
Other references
  • Cardstation.DAK Series -PCMCIA Expansion Development Adapter Kit, User Manual-Axonix, Version 1.0, Nov. 1994. Design of the ISDN PC Card -K. Kitamura, K. Higuchi, S. Nakano, T. Ueda -ICCS '94, Singapore. Cirrus Logic Intros Enhanced PCMCIA Host Adapter -Newsbytes, Ian Stokell, Nov. 10, 1993. Board Vendors Respond With PCMCIA Cards, Expansion Modules -Electronic Engineering Times, Oct. 10, 1994. PCMCIA: Adaptec Targets Mobile Computing Market With Two New Host Adapters That Relieve Problem of System to System and Peripheral Connectivity -Edge: Work Group Computing Report, Nov. 21, 1994. Cardstation -Expanding Your Portable World, Axonix Advertisement, 2 pages. The Universal Portable Multimedia Solution -Axonix Advertisement, 1 page. Cardstation Promedia.TM., Applications, Presentations, Training, Sales, Games & Education -Axonix Advertisement, 1 page. Portable CD-ROM Players -Laptop Buyer's Guide And Handbook, Vol. 13, No. 1, pp. 55 and 56. CD-Station: Low Cost, High Performance Multimedia Solution for PCMCIA -Pacrim Advertisement, 1 page. Design of the ISDN PC Card -Higuchi, Kajiwara, Kitamura, Nakano, Ueda, NTT R & D, vol. 43, ISS. 11, pp. 1319-1328, 1994 (Japanese Text -English Abstract).
Patent History
Patent number: 5889976
Type: Grant
Filed: Jan 24, 1997
Date of Patent: Mar 30, 1999
Assignee: Paul Charles (Morgan Hill, CA)
Inventors: Paul Charles (Morgan Hill, CA), Walter C. Peschke (Morgan Hill, CA)
Primary Examiner: Kevin J. Teska
Assistant Examiner: Matthew Loppnow
Law Firm: Thorpe, North & Western, L.L.P.
Application Number: 8/737,201
Classifications
Current U.S. Class: 395/500; 395/281
International Classification: G06F 1342;