Computer housing
- Intel
Latest Intel Patents:
- INFRASTRUCTURE AS CODE DEPLOYMENT MECHANISM
- EFFICIENT TAG CHECKING FOR DYNAMICALLY REPEATING MEMORY ACCESSES
- APPARATUS AND METHOD FOR CROSS-PRODUCT MATRIX MULTIPLICATION
- METHOD TO IMPLEMENT HALF WIDTH MODES IN DRAM AND DOUBLING OF BANK RESOURCES
- APPARATUS, SYSTEM, AND METHOD OF COMMUNICATING OVER A MILLIMETERWAVE (MMWAVE) CHANNEL BASED ON INFORMATION COMMUNICATED OVER A SUB 10 GIGAHERTZ (GHZ) (SUB-10GHZ) CHANNEL
Description
FIG. 1 is an enlarged top perspective view of a computer housing showing the new design;
FIG. 2 is a front view thereof;
FIG. 3 is a rear view thereof;
FIG. 4 is a left side view thereof;
FIG. 5 is a right side view thereof;
FIG. 6 is a top view thereof; and,
FIG. 7 is a bottom view thereof.
Patent History
Patent number: D347826
Type: Grant
Filed: Dec 28, 1992
Date of Patent: Jun 14, 1994
Assignee: Intel Corporation (Santa Clara, CA)
Inventor: Scott L. Noble (Beaverton, OR)
Primary Examiner: James M. Gandy
Assistant Examiner: Freda S. Nunn
Law Firm: Blakely, Sokoloff, Taylor & Zafman
Application Number: 0/3,037
Type: Grant
Filed: Dec 28, 1992
Date of Patent: Jun 14, 1994
Assignee: Intel Corporation (Santa Clara, CA)
Inventor: Scott L. Noble (Beaverton, OR)
Primary Examiner: James M. Gandy
Assistant Examiner: Freda S. Nunn
Law Firm: Blakely, Sokoloff, Taylor & Zafman
Application Number: 0/3,037
Classifications
Current U.S. Class:
D14/100