Processor cover plate
- Intel
Latest Intel Patents:
- PROTECTION OF COMMUNICATIONS BETWEEN TRUSTED EXECUTION ENVIRONMENT AND HARDWARE ACCELERATOR UTILIZING ENHANCED END-TO-END ENCRYPTION AND INTER-CONTEXT SECURITY
- MOISTURE HERMETIC GUARD RING FOR SEMICONDUCTOR ON INSULATOR DEVICES
- OPTIMIZING THE COEXISTENCE OF OPPORTUNISTIC WIRELESS ENCRYPTION AND OPEN MODE IN WIRELESS NETWORKS
- MAGNETOELECTRIC LOGIC WITH MAGNETIC TUNNEL JUNCTIONS
- SALIENCY MAPS AND CONCEPT FORMATION INTENSITY FOR DIFFUSION MODELS
Description
FIG. 1 is a perspective view of a processor cover plate including an indented area on a surface of the processor cover plate;
FIGS. 2-4 are front, top, and back views, respectively, of the processor cover plate;
FIGS. 5-7 are right, left, and bottom views, respectively, of the processor cover plate; and,
FIG. 8 is a cross-sectional view of the processor cover plate taken along line 8--8 of FIG. 2.
The processor is shown in broken lines in the views for illustrative purposes only and forms no part of the claimed design.
Referenced Cited
U.S. Patent Documents
D305886 | February 6, 1990 | Banjo et al. |
D313229 | December 25, 1990 | Audebert et al. |
D320203 | September 24, 1991 | Ashida |
D320225 | September 24, 1991 | Ido et al. |
D321429 | November 12, 1991 | Kojo |
D343833 | February 1, 1994 | Barr et al. |
D344504 | February 22, 1994 | Barr et al. |
D344725 | March 1, 1994 | Barr et al. |
D355414 | February 14, 1995 | Inoue et al. |
D362846 | October 3, 1995 | Inoue et al. |
D364861 | December 5, 1995 | Luong |
D365556 | December 26, 1995 | Inoue et al. |
D369352 | April 30, 1996 | Iwakami |
D371353 | July 2, 1996 | Ashida et al. |
D373349 | September 3, 1996 | Millard |
D374442 | October 8, 1996 | Ozaki |
D374665 | October 15, 1996 | Miyaki |
D375941 | November 26, 1996 | Kerklaan |
D376795 | December 24, 1996 | Ashida |
D377488 | January 21, 1997 | Ashida |
D379977 | June 17, 1997 | Ueda |
4386388 | May 31, 1983 | Beun |
5260601 | November 9, 1993 | Bandouin et al. |
5528459 | June 18, 1996 | Ainsbury et al. |
Patent History
Patent number: D405437
Type: Grant
Filed: May 2, 1997
Date of Patent: Feb 9, 1999
Assignee: Intel Corporation (Santa Clara, CA)
Inventor: Thomas S. Klinker (San Francisco, CA)
Primary Examiner: Freda Nunn
Law Firm: Blakely, Sokoloff, Taylor & Zafman LLP
Application Number: 0/70,912
Type: Grant
Filed: May 2, 1997
Date of Patent: Feb 9, 1999
Assignee: Intel Corporation (Santa Clara, CA)
Inventor: Thomas S. Klinker (San Francisco, CA)
Primary Examiner: Freda Nunn
Law Firm: Blakely, Sokoloff, Taylor & Zafman LLP
Application Number: 0/70,912
Classifications
Current U.S. Class:
D14/114;
D14/117
International Classification: 1402;
International Classification: 1402;