Processor package cover plate for an integrated circuit processor package chipset
- Intel
Latest Intel Patents:
- ENHANCED LOADING OF MACHINE LEARNING MODELS IN WIRELESS COMMUNICATIONS
- DYNAMIC PRECISION MANAGEMENT FOR INTEGER DEEP LEARNING PRIMITIVES
- MULTI-MICROPHONE AUDIO SIGNAL UNIFIER AND METHODS THEREFOR
- APPARATUS, SYSTEM AND METHOD OF COLLABORATIVE TIME OF ARRIVAL (CTOA) MEASUREMENT
- IMPELLER ARCHITECTURE FOR COOLING FAN NOISE REDUCTION
Description
FIG. 1 is a perspective view of a cover plate on a processor package including an indented area on a surface of the cover plate.
FIG. 2 is a front view thereof.
FIG. 3 is a top view thereof.
FIG. 4 is a back view thereof.
FIG. 5 is a right side view thereof.
FIG. 6 is a left side view thereof.
FIG. 7 is a bottom view thereof; and,
FIG. 8 is a cross-sectional view thereof, taken on line 8--8 of FIG. 2.
The broken line drawing in FIGS. 1, 3, and 5-8 of the processor package is for illustrative purposes only and forms no part of the claimed design.
Referenced Cited
U.S. Patent Documents
D228487 | October 1973 | Perry |
D232346 | August 1974 | Cali |
D286739 | November 18, 1986 | Larsson |
D290086 | June 2, 1987 | Fong et al. |
D320203 | September 24, 1991 | Ashida |
D321429 | November 12, 1991 | Kojo |
D343833 | February 1, 1994 | Barr |
D344504 | February 22, 1994 | Barr |
D344725 | March 1, 1994 | Barr |
D350530 | September 13, 1994 | Comerci et al. |
D355414 | February 14, 1995 | Inoue et al. |
D362846 | October 3, 1995 | Inoue et al. |
D365556 | December 26, 1995 | Inoue et al. |
D369352 | April 30, 1996 | Iwakami |
D371353 | July 2, 1996 | Ashida et al. |
D374442 | October 8, 1996 | Ozaki |
D374665 | October 15, 1996 | Miyaki |
D376795 | December 24, 1996 | Ashida |
D377488 | January 21, 1997 | Ashida |
D379977 | June 17, 1997 | Ueda |
D387267 | December 9, 1997 | Brown |
D405772 | February 16, 1999 | Klinker |
5671121 | September 23, 1997 | McMahon |
Patent History
Patent number: D413315
Type: Grant
Filed: Dec 22, 1997
Date of Patent: Aug 31, 1999
Assignee: Intel Corporation (Santa Clara, CA)
Inventor: Thomas S. Klinker (San Francisco, CA)
Primary Examiner: M. H. Tung
Law Firm: Blakely, Sokoloff, Taylor & Zafman
Application Number: 0/81,114
Type: Grant
Filed: Dec 22, 1997
Date of Patent: Aug 31, 1999
Assignee: Intel Corporation (Santa Clara, CA)
Inventor: Thomas S. Klinker (San Francisco, CA)
Primary Examiner: M. H. Tung
Law Firm: Blakely, Sokoloff, Taylor & Zafman
Application Number: 0/81,114
Classifications
Current U.S. Class:
D14/114
International Classification: 1402;
International Classification: 1402;