Indented portion of a processor package cover plate
- Intel
Latest Intel Patents:
- USE OF A PLACEHOLDER FOR BACKSIDE CONTACT FORMATION FOR TRANSISTOR ARRANGEMENTS
- METHODS AND APPARATUS TO ENABLE SECURE MULTI-COHERENT AND POOLED MEMORY IN AN EDGE NETWORK
- DATA TRANSFER OVER AN INTERCONNECT BETWEEN DIES OF A THREE-DIMENSIONAL DIE STACK
- METHODS, SYSTEMS, ARTICLES OF MANUFACTURE AND APPARATUS TO GENERATE DYNAMIC COMPUTING RESOURCE SCHEDULES
- METHODS AND APPARATUS FOR EDGE PROTECTED GLASS CORES
Description
FIG. 1 is a perspective view of an indented portion of a processor package cover plate; and,
FIG. 2 is a front view thereof.
The oblique line shading in FIGS. 1 and 2 represents a glossy surface.
The broken line drawing of a processor package in both views is for illustrative purposes only and forms no part of the claimed design.
Referenced Cited
U.S. Patent Documents
D257770 | January 6, 1981 | Loofbourow |
D263222 | March 2, 1982 | Driscoll |
D267714 | January 25, 1983 | Tajima et al. |
D320203 | September 24, 1991 | Ashida |
D321429 | November 12, 1991 | Kojo |
D337111 | July 6, 1993 | Hata |
D343833 | February 1, 1994 | Barr et al. |
D344504 | February 22, 1994 | Barr et al. |
D344725 | March 1, 1994 | Barr et al. |
D355414 | February 14, 1995 | Inoue et al. |
D362846 | October 3, 1995 | Inoue et al. |
D365556 | December 26, 1995 | Inoue et al. |
D369352 | April 30, 1996 | Iwakami |
D371353 | July 2, 1996 | Ashida et al. |
D374442 | October 8, 1996 | Ozaki |
D374665 | October 15, 1996 | Miyaki |
D376795 | December 24, 1996 | Ashida |
D377488 | January 21, 1997 | Ashida |
D379977 | June 17, 1997 | Ueda |
D382552 | August 19, 1997 | Tomlinson, Jr. |
D382862 | August 26, 1997 | Nakayama et al. |
D387745 | December 16, 1997 | Evans |
5032543 | July 16, 1991 | Black et al. |
Patent History
Patent number: D426202
Type: Grant
Filed: Jun 9, 1998
Date of Patent: Jun 6, 2000
Assignee: Intel Corporation (Santa Clara, CA)
Inventor: Thomas S. Klinker (San Francisco, CA)
Primary Examiner: M. H. Tung
Law Firm: Blakely, Sokoloff, Taylor & Zafman LLP
Application Number: 0/89,200
Type: Grant
Filed: Jun 9, 1998
Date of Patent: Jun 6, 2000
Assignee: Intel Corporation (Santa Clara, CA)
Inventor: Thomas S. Klinker (San Francisco, CA)
Primary Examiner: M. H. Tung
Law Firm: Blakely, Sokoloff, Taylor & Zafman LLP
Application Number: 0/89,200
Classifications
Current U.S. Class:
D14/114
International Classification: 1402;
International Classification: 1402;