Chip and light emitting diode panel housing
Latest Altera Corporation Patents:
- METHODS AND APPARATUS TO EXPOSE A MICROSERVICE TO A SOFTWARE LAYER
- Methods and apparatus for profile-guided optimization of integrated circuits
- Circuits and methods for accessing signals in integrated circuits
- Systems and methods for transmitting and receiving auxiliary data
- Systems and methods to reduce voltage guardband
Description
FIG. 1 is a perspective view of a chip and light emitting diode panel housing in accordance with the design;
FIG. 2 is a front view of the housing of FIG. 1;
FIG. 3 is a back view of the housing of FIG. 1;
FIG. 4 is a left view of the housing of FIG. 1;
FIG. 5 is a right view of the housing of FIG. 1;
FIG. 6 is a top view of the housing of FIG. 1; and,
FIG. 7 is a bottom view of the housing of FIG. 1.
Claims
We claim the ornamental design for a chip and light emitting diode panel housing, as shown and described.
Referenced Cited
Patent History
Patent number: D508026
Type: Grant
Filed: Sep 10, 2004
Date of Patent: Aug 2, 2005
Assignee: Altera Corporation (San Jose, CA)
Inventors: Michael Phipps (Aptos, CA), Timothy J. Southgate (Woodside, CA)
Primary Examiner: Stella Reid
Assistant Examiner: Selina Sikder
Attorney: Martine Penilla & Gencarella, LLP
Application Number: 29/212,946
Type: Grant
Filed: Sep 10, 2004
Date of Patent: Aug 2, 2005
Assignee: Altera Corporation (San Jose, CA)
Inventors: Michael Phipps (Aptos, CA), Timothy J. Southgate (Woodside, CA)
Primary Examiner: Stella Reid
Assistant Examiner: Selina Sikder
Attorney: Martine Penilla & Gencarella, LLP
Application Number: 29/212,946
Classifications
Current U.S. Class:
Casing Or Enclosure Not Elsewhere Specified (D13/184)