Wafer holding member
Latest Tokyo Electron Limited Patents:
- FORMATION OF LOW-TEMPERATURE AND HIGH-TEMPERATURE IN-SITU DOPED SOURCE AND DRAIN EPITAXY USING SELECTIVE HEATING FOR WRAP-AROUND CONTACT AND VERTICALLY STACKED DEVICE ARCHITECTURES
- SUBSTRATE PROCESSING APPARATUS AND SUBSTRATE PROCESSING METHOD
- COMPUTER PROGRAM, INFORMATION PROCESSING APPARATUS, AND INFORMATION PROCESSING METHOD
- SEPARATION APPARATUS, SEPARATION SYSTEM, AND SEPARATION METHOD
- Processing method and processing system
Description
Claims
The ornamental design for wafer holding member, as shown and described.
Patent History
Patent number: D674366
Type: Grant
Filed: Jun 24, 2011
Date of Patent: Jan 15, 2013
Assignee: Tokyo Electron Limited (Minato-Ku)
Inventor: Hideki Kajiwara (Koshi)
Primary Examiner: Selina Sikder
Application Number: 29/396,050
Type: Grant
Filed: Jun 24, 2011
Date of Patent: Jan 15, 2013
Assignee: Tokyo Electron Limited (Minato-Ku)
Inventor: Hideki Kajiwara (Koshi)
Primary Examiner: Selina Sikder
Application Number: 29/396,050
Classifications
Current U.S. Class:
Semiconductor, Transistor Or Integrated Circuit (24) (D13/182)