Substrate support
Latest Applied Materials, Inc. Patents:
- SELECTIVE ETCHING OF SILICON-AND-GERMANIUM-CONTAINING MATERIALS WITH REDUCED UNDER LAYER LOSS
- METAL SIGNAL OR POWERLINE SEPARATION THROUGH SELECTIVE DEPOSITION IN ADVANCED MEMORY DEVICES
- FORMATION OF GATE ALL AROUND DEVICE
- METHODS OF MANUFACTURING INTERCONNECT STRUCTURES
- DISTINGUISHED FLIP CHIP PACKAGING FOR STRESS RELAXATION AND ENHANCED EM PROTECTION
Description
The broken lines in the figures form no part of the claimed design.
Claims
An ornamental design for a substrate support, as shown.
Referenced Cited
U.S. Patent Documents
5844205 | December 1, 1998 | White et al. |
D675172 | January 29, 2013 | Tiner |
20070029642 | February 8, 2007 | Inagawa et al. |
Patent History
Patent number: D701329
Type: Grant
Filed: Feb 17, 2012
Date of Patent: Mar 18, 2014
Assignee: Applied Materials, Inc. (Santa Clara, CA)
Inventors: Robin L. Tiner (Santa Cruz, CA), Shinichi Kurita (San Jose, CA)
Primary Examiner: T. Chase Nelson
Assistant Examiner: Ania Aman
Application Number: 29/413,676
Type: Grant
Filed: Feb 17, 2012
Date of Patent: Mar 18, 2014
Assignee: Applied Materials, Inc. (Santa Clara, CA)
Inventors: Robin L. Tiner (Santa Cruz, CA), Shinichi Kurita (San Jose, CA)
Primary Examiner: T. Chase Nelson
Assistant Examiner: Ania Aman
Application Number: 29/413,676
Classifications