Computing device
- Intel
Latest Intel Patents:
- PLANAR INTEGRATED CIRCUIT PACKAGE INTERCONNECTS
- METHODS AND ARRANGEMENTS TO BOOST WIRELESS MEDIA QUALITY
- MULTI-LAYERED OPTICAL INTEGRATED CIRCUIT ASSEMBLY WITH A MONOCRYSTALLINE WAVEGUIDE AND LOWER CRYSTALLINITY BONDING LAYER
- HIGH-PERFORMANCE INPUT-OUTPUT DEVICES SUPPORTING SCALABLE VIRTUALIZATION
- MICROELECTRONIC ASSEMBLIES INCLUDING SOLDER AND NON-SOLDER INTERCONNECTS
Description
The doubled broken lines shown immediately adjacent to the solid lines in the figures represent the bounds of the claimed design, while all other broken lines are shown for environment only and form no part of the claimed design. The non-oblique shading is meant to show contour and not surface ornamentation.
Claims
The ornamental design for a computing device, as shown and described.
Referenced Cited
U.S. Patent Documents
D358376 | May 16, 1995 | Poon |
6480373 | November 12, 2002 | Landry et al. |
D616880 | June 1, 2010 | Andre et al. |
D631043 | January 18, 2011 | Kell |
7999792 | August 16, 2011 | Tsuji et al. |
D649544 | November 29, 2011 | Chiu et al. |
D658171 | April 24, 2012 | Masui et al. |
D660835 | May 29, 2012 | Cheng |
20090179859 | July 16, 2009 | Wisebourt et al. |
20110255727 | October 20, 2011 | Azuchi |
Patent History
Patent number: D708175
Type: Grant
Filed: Dec 29, 2012
Date of Patent: Jul 1, 2014
Assignee: Intel Corporation (Santa Clara, CA)
Inventor: Nicholas W. Oakley (Portland, OR)
Primary Examiner: Freda S Nunn
Application Number: 29/441,014
Type: Grant
Filed: Dec 29, 2012
Date of Patent: Jul 1, 2014
Assignee: Intel Corporation (Santa Clara, CA)
Inventor: Nicholas W. Oakley (Portland, OR)
Primary Examiner: Freda S Nunn
Application Number: 29/441,014
Classifications
Current U.S. Class:
Laptop Type (D14/315)