Connector
Latest Samsung Electronics Patents:
- INTEGRATED CIRCUIT INCLUDING TEST CIRCUIT
- SPLITTER AND PHOTONIC INTEGRATED CIRCUIT INCLUDING THE SAME
- SUBSTRATE PROCESSING APPARATUS
- METHOD AND DEVICE WITH PATTERN IMAGE GENERATION
- PHASE-LOCKED LOOP CIRCUIT, STORAGE DEVICE INCLUDING THE PHASE-LOCKED LOOP CIRCUIT, AND OPERATION METHOD OF THE STORAGE DEVICE
The broken line in the drawing views represent unclaimed environment only, and forms no part of the claimed design.
Claims
The ornamental design for a connector, as shown and described.
| D589446 | March 31, 2009 | Dunham |
| D636342 | April 19, 2011 | Sasaki et al. |
| D636734 | April 26, 2011 | Hsieh et al. |
| D654438 | February 21, 2012 | Sasaki et al. |
| D675991 | February 12, 2013 | Sasada et al. |
| D679249 | April 2, 2013 | Choi et al. |
| D704140 | May 6, 2014 | Little et al. |
| 20110124225 | May 26, 2011 | Zhou |
| 20110124238 | May 26, 2011 | Zhou et al. |
| 20140335729 | November 13, 2014 | Little et al. |
Type: Grant
Filed: Jan 24, 2014
Date of Patent: Oct 27, 2015
Assignee: Samsung Electronics Co., Ltd. (Suwon-si)
Inventors: Ju-Seok Yoon (Suwon-si), Ji-Eun Shin (Seoul), Kyeong-Jae Lee (Seoul), Sang-Soo Lee (Seoul)
Primary Examiner: Daniel Bui
Application Number: 29/480,207