Computing unit
- Intel
Latest Intel Patents:
- DIE-TO-DIE ADAPTER
- STACKED RANDOM ACCESS MEMORY DEVICES WITH MULTILAYER CONTINUOUS VIAS
- CLOCK PHASE MANAGEMENT FOR DIE-TO-DIE (D2D) INTERCONNECT
- BLOCK QUANTIZATION PARAMETER ADAPTATION BASED ON SPATIAL STATISTICS AND TRANSFORM DOMAIN STATISTICS
- DEVICE, METHOD AND SYSTEM TO PROTECT COMMUNICATIONS WITH A RESOURCE OF A TRUSTED EXECUTION ENVIRONMENT
Description
Broken lines shown in the drawings illustrate unclaimed portions of the computing unit and form no part of the claimed design.
Claims
The ornamental design for a computing unit, as shown and described.
Referenced Cited
U.S. Patent Documents
Patent History
Patent number: D753100
Type: Grant
Filed: Dec 26, 2014
Date of Patent: Apr 5, 2016
Assignee: Intel Corporation (Santa Clara, CA)
Inventor: Aleksander Magi (Aloha, OR)
Primary Examiner: Freda S Nunn
Application Number: 29/513,076
Type: Grant
Filed: Dec 26, 2014
Date of Patent: Apr 5, 2016
Assignee: Intel Corporation (Santa Clara, CA)
Inventor: Aleksander Magi (Aloha, OR)
Primary Examiner: Freda S Nunn
Application Number: 29/513,076
Classifications