Computing unit
- Intel
Latest Intel Patents:
- USE OF A PLACEHOLDER FOR BACKSIDE CONTACT FORMATION FOR TRANSISTOR ARRANGEMENTS
- METHODS AND APPARATUS TO ENABLE SECURE MULTI-COHERENT AND POOLED MEMORY IN AN EDGE NETWORK
- DATA TRANSFER OVER AN INTERCONNECT BETWEEN DIES OF A THREE-DIMENSIONAL DIE STACK
- METHODS, SYSTEMS, ARTICLES OF MANUFACTURE AND APPARATUS TO GENERATE DYNAMIC COMPUTING RESOURCE SCHEDULES
- METHODS AND APPARATUS FOR EDGE PROTECTED GLASS CORES
Description
Broken lines shown in the drawings illustrate unclaimed portions of the computing unit and form no part of the claimed design.
Claims
The ornamental design for a computing unit, as shown and described.
Referenced Cited
U.S. Patent Documents
Patent History
Patent number: D753100
Type: Grant
Filed: Dec 26, 2014
Date of Patent: Apr 5, 2016
Assignee: Intel Corporation (Santa Clara, CA)
Inventor: Aleksander Magi (Aloha, OR)
Primary Examiner: Freda S Nunn
Application Number: 29/513,076
Type: Grant
Filed: Dec 26, 2014
Date of Patent: Apr 5, 2016
Assignee: Intel Corporation (Santa Clara, CA)
Inventor: Aleksander Magi (Aloha, OR)
Primary Examiner: Freda S Nunn
Application Number: 29/513,076
Classifications