Watch
Latest Intel Patents:
- SEARCHING LOOP TRANSFORMATION SCHEDULE FOR DEEP LEARNING MODEL
- SUBSTRATE ENGINEERING FOR III-N TRANSISTORS
- TECHNOLOGIES FOR BASE DIE THERMAL MANAGEMENT IN HIGH-BANDWIDTH MEMORY SYSTEMS
- INTEGRATED CIRCUIT PACKAGE INCLUDING A SUBSTRATE WITH PACKAGE SUBSTRATE SIDE CONDUCTIVE CONTACTS FIRST APPROACH
- TECHNOLOGIES FOR BASE DIE PLACEMENT IN HIGH-BANDWIDTH MEMORY SYSTEMS
The numerals depicted by broken lines in
The watch straps in the drawing views and the hand and arm portion in
The non-oblique line shading in the drawing views is provided to illustrate contour, not surface ornamentation.
Claims
The ornamental design for a watch, as shown and described.
| 2232300 | February 1941 | Arbey |
| 2467050 | April 1949 | Piquerez |
| 2959912 | November 1960 | Morf |
| 3269108 | August 1966 | Mottironi |
| 3603014 | September 1971 | Schomburg |
| D244761 | June 21, 1977 | Sulek |
| D362397 | September 19, 1995 | Helleu |
| 5838643 | November 17, 1998 | Reiner |
| D419899 | February 1, 2000 | Levar |
| D462909 | September 17, 2002 | Cattin |
| 6882597 | April 19, 2005 | Kent |
| D528442 | September 19, 2006 | Bedat |
| D531524 | November 7, 2006 | Behling |
| D542159 | May 8, 2007 | Junod |
| D568181 | May 6, 2008 | Rabassa |
| D599681 | September 8, 2009 | Chen |
| D617212 | June 8, 2010 | Behling |
| D622166 | August 24, 2010 | Monachon |
| D638312 | May 24, 2011 | Jacobs |
| D652327 | January 17, 2012 | Bodino |
Type: Grant
Filed: Dec 26, 2014
Date of Patent: May 31, 2016
Assignee: Intel Corporation (Santa Clara, CA)
Inventors: Scott Henderson (Brooklyn, NY), Christopher J. Verplaetse (San Francisco, CA), Bharadwaj Srinivasan (San Francisco, CA), Michael R. Arens (San Francisco, CA), Bashir F. Ziady (San Francisco, CA), Jeffrey L. Holove (Camas, WA)
Primary Examiner: Martie K Holtje
Application Number: 29/513,098