Folding keyboard
Latest Intel Patents:
- Neural network accelerator with memory having bank-specific clock domain crossing buffers
- High density transistor and routing track architecture
- Unified memory compression mechanism
- Package substrate embedded multi-layered in via capacitors
- Sampling fractional-N phase-locked loop with feedback spur compensation
The broken lines shown in the figures are for illustration only and form no part of the claimed design.
Claims
The ornamental design for folding keyboard, as shown and described.
| 5653543 | August 5, 1997 | Abe |
| 5943041 | August 24, 1999 | Allison |
| D470493 | February 18, 2003 | Tritschler |
| 6575647 | June 10, 2003 | Daniel |
| 6714403 | March 30, 2004 | Furuki |
| 7052195 | May 30, 2006 | Hsu |
| 7503713 | March 17, 2009 | Large |
| 8050024 | November 1, 2011 | Hsu |
| D675206 | January 29, 2013 | Roysden |
| 8830684 | September 9, 2014 | Kobayashi |
| 20040228668 | November 18, 2004 | Hsu |
Type: Grant
Filed: Dec 27, 2014
Date of Patent: Sep 27, 2016
Assignee: Intel Corporation (Santa Clara, CA)
Inventors: Hong W. Wong (Portland, OR), Christine Kim (Costa Mesa, CA), Wah Yiu Kwong (Beaverton, OR), Jiancheng Tao (Shanghai), Xiaoguo Liang (Shanghai)
Primary Examiner: Freda S Nunn
Application Number: 29/513,133