Electronic device
- Intel
Latest Intel Patents:
- SEARCHING LOOP TRANSFORMATION SCHEDULE FOR DEEP LEARNING MODEL
- SUBSTRATE ENGINEERING FOR III-N TRANSISTORS
- TECHNOLOGIES FOR BASE DIE THERMAL MANAGEMENT IN HIGH-BANDWIDTH MEMORY SYSTEMS
- INTEGRATED CIRCUIT PACKAGE INCLUDING A SUBSTRATE WITH PACKAGE SUBSTRATE SIDE CONDUCTIVE CONTACTS FIRST APPROACH
- TECHNOLOGIES FOR BASE DIE PLACEMENT IN HIGH-BANDWIDTH MEMORY SYSTEMS
Description
The broken lines shown in the figures depict environment or structure only and form no part of the claimed design.
Claims
The ornamental design for an electronic device, as shown and described.
Referenced Cited
U.S. Patent Documents
Other references
| 6067224 | May 23, 2000 | Nobuchi |
| 6317315 | November 13, 2001 | Lee |
| 6519139 | February 11, 2003 | Kambayashi |
| D488807 | April 20, 2004 | Ogasawara |
| D516552 | March 7, 2006 | Iseki |
| D591283 | April 28, 2009 | Luminosu et al. |
| 8208245 | June 26, 2012 | Staats |
| 8699215 | April 15, 2014 | Whitt, III |
| D705774 | May 27, 2014 | Hung |
| D720741 | January 6, 2015 | Leonard |
| 9007761 | April 14, 2015 | Wolff |
| 9141146 | September 22, 2015 | Ke |
| 9256256 | February 9, 2016 | Liang |
| 20020145846 | October 10, 2002 | Helot |
| 20040246666 | December 9, 2004 | Maskatia |
| 20110162987 | July 7, 2011 | Bekele |
| 20120212900 | August 23, 2012 | Hung |
| 20130188304 | July 25, 2013 | Lee |
- USPTO Restriction Requirement in U.S. Appl. No. 29/473,872 dated Mar. 19, 2015.
- USPTO Ex Parte Quayle Action in U.S. Appl. No. 29/473,872 dated Jun. 25, 2015.
- USPTO Notice of Allowance in U.S. Appl. No. 29/473,872 dated Sep. 28, 2015.
Patent History
Patent number: D804466
Type: Grant
Filed: Feb 12, 2016
Date of Patent: Dec 5, 2017
Assignee: Intel Corporation (Santa Clara, CA)
Inventors: James Okuley (Portland, OR), Markus Wierzoch (Seattle, WA), Tim B. Hulford (Portland, OR), Ben Collette (Seattle, WA)
Primary Examiner: Freda S Nunn
Application Number: 29/554,617
Type: Grant
Filed: Feb 12, 2016
Date of Patent: Dec 5, 2017
Assignee: Intel Corporation (Santa Clara, CA)
Inventors: James Okuley (Portland, OR), Markus Wierzoch (Seattle, WA), Tim B. Hulford (Portland, OR), Ben Collette (Seattle, WA)
Primary Examiner: Freda S Nunn
Application Number: 29/554,617
Classifications
Current U.S. Class:
Laptop Type (D14/315)