Dual screen notebook computer
Latest Intel Patents:
- SEARCHING LOOP TRANSFORMATION SCHEDULE FOR DEEP LEARNING MODEL
- TECHNOLOGIES FOR BASE DIE THERMAL MANAGEMENT IN HIGH-BANDWIDTH MEMORY SYSTEMS
- SUBSTRATE ENGINEERING FOR III-N TRANSISTORS
- INTEGRATED CIRCUIT PACKAGE INCLUDING A SUBSTRATE WITH PACKAGE SUBSTRATE SIDE CONDUCTIVE CONTACTS FIRST APPROACH
- TECHNOLOGIES FOR BASE DIE PLACEMENT IN HIGH-BANDWIDTH MEMORY SYSTEMS
Broken lines in the drawings are included for the purpose of illustrating an environment only and form no part of the claimed design.
Claims
The ornamental design for a dual screen notebook computer, as shown and described.
| D455427 | April 9, 2002 | Vejbrink |
| 6532146 | March 11, 2003 | Duquette |
| 6667878 | December 23, 2003 | Ponx |
| 6700773 | March 2, 2004 | Adriaansen |
| 6859219 | February 22, 2005 | Sall |
| D517540 | March 21, 2006 | Minns |
| 7375954 | May 20, 2008 | Yang |
| D630204 | January 4, 2011 | Kovac |
| D636388 | April 19, 2011 | Kawase |
| D729232 | May 12, 2015 | Wu |
| 20050063145 | March 24, 2005 | Homer |
| 20060214871 | September 28, 2006 | Iwamura |
| 20080024388 | January 31, 2008 | Bruce |
Type: Grant
Filed: Jun 30, 2016
Date of Patent: Jan 30, 2018
Assignee: Intel Corporation (Santa Clara, CA)
Inventors: Ralph V. Miele (Hillsboro, OR), Drew G Damm (Hillsboro, OR), Gustavo Fricke (San Jose, CA), Dan H. Gerbus (Aloha, OR), Andrew Larson (Hillsboro, OR), Shyamjith Mohan (Hillsboro, OR)
Primary Examiner: Freda S Nunn
Application Number: 29/569,871