Camera
- Intel
Latest Intel Patents:
- IMMEDIATE OFFSET OF LOAD STORE AND ATOMIC INSTRUCTIONS
- METHODS AND ARRANGEMENTS FOR FULL POWER MODE OPERATION FOR PARTIAL COHERENT AND NON-COHERENT USER EQUIPMENT
- PREFETCH AWARE LRU CACHE REPLACEMENT POLICY
- METHODS, SYSTEMS, ARTICLES OF MANUFACTURE AND APPARATUS TO CONTROL TRANSACTIONAL DATA
- HIERARCHICAL TILING MECHANISM
Description
The broken lines depict portions of the camera in which the design is embodied that form no part of the claimed design.
Claims
The ornamental design for a camera, as shown and described.
Referenced Cited
U.S. Patent Documents
| D217153 | April 1970 | Adkins |
| 3535442 | October 1970 | Jennings |
| D273012 | March 13, 1984 | Kozloski |
| D518842 | April 11, 2006 | Hilborn |
| D524834 | July 11, 2006 | Dozier |
| D657809 | April 17, 2012 | Harden |
| D680142 | April 16, 2013 | Weiss |
| D727761 | April 28, 2015 | Abe |
| D748685 | February 2, 2016 | Kunz |
| D768730 | October 11, 2016 | Kunz |
| D782560 | March 28, 2017 | Li |
| D822747 | July 10, 2018 | Van Deusen |
| D834633 | November 27, 2018 | Carlson |
Patent History
Patent number: D875160
Type: Grant
Filed: Dec 22, 2017
Date of Patent: Feb 11, 2020
Assignee: Intel Corporation (Santa Clara, CA)
Inventor: Jacob Krakauer (Phoenix, AZ)
Primary Examiner: Ramzi S Almatrahi
Application Number: 29/630,877
Type: Grant
Filed: Dec 22, 2017
Date of Patent: Feb 11, 2020
Assignee: Intel Corporation (Santa Clara, CA)
Inventor: Jacob Krakauer (Phoenix, AZ)
Primary Examiner: Ramzi S Almatrahi
Application Number: 29/630,877
Classifications