Case for a circuit board
Latest Samsung Electronics Patents:
- INTEGRATED CIRCUIT INCLUDING TEST CIRCUIT
- SPLITTER AND PHOTONIC INTEGRATED CIRCUIT INCLUDING THE SAME
- SUBSTRATE PROCESSING APPARATUS
- METHOD AND DEVICE WITH PATTERN IMAGE GENERATION
- PHASE-LOCKED LOOP CIRCUIT, STORAGE DEVICE INCLUDING THE PHASE-LOCKED LOOP CIRCUIT, AND OPERATION METHOD OF THE STORAGE DEVICE
Description
The broken lines are for environmental purposes only and form no part of the claimed design.
Claims
The ornamental design for a case for a circuit board, as shown and described.
Referenced Cited
U.S. Patent Documents
Other references
| 5377080 | December 27, 1994 | Lin |
| 8174847 | May 8, 2012 | Ohtsuji |
| 8269116 | September 18, 2012 | Ambo |
| 8503191 | August 6, 2013 | Nagata |
| 8981240 | March 17, 2015 | Chitaka |
| D760176 | June 28, 2016 | Greiser |
| D760186 | June 28, 2016 | Geiser |
| 9526186 | December 20, 2016 | Lin |
| D827594 | September 4, 2018 | Shim |
| D828358 | September 11, 2018 | Lim |
| D834025 | November 20, 2018 | Lim |
| D847813 | May 7, 2019 | Jun |
| D848418 | May 14, 2019 | Jun |
| D848419 | May 14, 2019 | Jun |
| D866558 | November 12, 2019 | Shim |
| 20080096413 | April 24, 2008 | Chen |
| 20140256164 | September 11, 2014 | Lin |
- Communication dated Nov. 26, 2019, from the Japanese Patent Office in counterpart application No. 2019-004032.
Patent History
Patent number: D888675
Type: Grant
Filed: Feb 26, 2019
Date of Patent: Jun 30, 2020
Assignee: SAMSUNG ELECTRONICS CO., LTD. (Suwon-si)
Inventor: Gwangman Lim (Seoul)
Primary Examiner: Janice Hallmark
Assistant Examiner: Harold E Blackwell, II
Application Number: 29/681,527
Type: Grant
Filed: Feb 26, 2019
Date of Patent: Jun 30, 2020
Assignee: SAMSUNG ELECTRONICS CO., LTD. (Suwon-si)
Inventor: Gwangman Lim (Seoul)
Primary Examiner: Janice Hallmark
Assistant Examiner: Harold E Blackwell, II
Application Number: 29/681,527
Classifications
Current U.S. Class:
Casing Or Enclosure Not Elsewhere Specified (D13/184)