Coupling interface
- Intel
Latest Intel Patents:
- Systems and methods for module configurability
- Hybrid boards with embedded planes
- Edge computing local breakout
- Separate network slicing for security events propagation across layers on special packet data protocol context
- Quick user datagram protocol (UDP) internet connections (QUIC) packet offloading
Description
The top view and bottom view of the coupling interface of
The right side view of the coupling interface of
The features shown in broken lines form no part of the claimed design.
Claims
The ornamental design for a “coupling interface,” as shown and described.
Referenced Cited
U.S. Patent Documents
D287396 | December 23, 1986 | Shemtov |
D313067 | December 18, 1990 | Kotake |
5052725 | October 1, 1991 | Meyer |
D451073 | November 27, 2001 | Yasuda |
D482761 | November 25, 2003 | Gotoh |
6685230 | February 3, 2004 | Bottura |
D602128 | October 13, 2009 | Williams |
D617881 | June 15, 2010 | Tausch |
D627039 | November 9, 2010 | Yu |
D639398 | June 7, 2011 | Wilhelm |
8240719 | August 14, 2012 | Udhofer |
D724703 | March 17, 2015 | Downs |
D791940 | July 11, 2017 | Maurice |
D830524 | October 9, 2018 | Vranish |
20060108793 | May 25, 2006 | McGee |
20150247594 | September 3, 2015 | Vijayadevaraj |
Patent History
Patent number: D898878
Type: Grant
Filed: Aug 29, 2018
Date of Patent: Oct 13, 2020
Assignee: Intel Corporation (Santa Clara, CA)
Inventors: Mark E. Sprenger (Tigard, OR), Joseph Broderick (Beaverton, OR)
Primary Examiner: Amy C Wierenga
Application Number: 29/661,638
Type: Grant
Filed: Aug 29, 2018
Date of Patent: Oct 13, 2020
Assignee: Intel Corporation (Santa Clara, CA)
Inventors: Mark E. Sprenger (Tigard, OR), Joseph Broderick (Beaverton, OR)
Primary Examiner: Amy C Wierenga
Application Number: 29/661,638
Classifications