USB (universal serial bus) memory device
Latest Samsung Electronics Patents:
- SUBSTRATE PROCESSING APPARATUS
- PHASE-LOCKED LOOP CIRCUIT, STORAGE DEVICE INCLUDING THE PHASE-LOCKED LOOP CIRCUIT, AND OPERATION METHOD OF THE STORAGE DEVICE
- INTEGRATED CIRCUIT INCLUDING TEST CIRCUIT
- SPLITTER AND PHOTONIC INTEGRATED CIRCUIT INCLUDING THE SAME
- DISPLAY APPARATUS AND METHOD FOR CONTROLLING THE SAME
Description
The evenly dashed broken lines in the figures depict environmental subject matter and form no part of the claimed design.
Claims
The ornamental design for a USB (universal serial bus) memory device, as shown and described.
Referenced Cited
U.S. Patent Documents
| D492307 | June 29, 2004 | Aqqad |
| D561184 | February 5, 2008 | Kozenitzky |
| D583374 | December 23, 2008 | Otsuka |
| D583816 | December 30, 2008 | Guccione |
| D625730 | October 19, 2010 | Cacioppo |
| D631053 | January 18, 2011 | Bailey |
| D711891 | August 26, 2014 | Emami |
| D727015 | April 21, 2015 | Arrindell |
| D831669 | October 23, 2018 | Shim |
| D839877 | February 5, 2019 | Osuki |
| D842308 | March 5, 2019 | Shim |
| D864214 | October 22, 2019 | Kombo |
Patent History
Patent number: D976917
Type: Grant
Filed: Nov 2, 2020
Date of Patent: Jan 31, 2023
Assignee: SAMSUNG ELECTRONICS CO., LTD. (Suwon-si)
Inventor: Gye-Jin Jun (Suwon-si)
Primary Examiner: Angela J Lee
Application Number: 29/756,963
Type: Grant
Filed: Nov 2, 2020
Date of Patent: Jan 31, 2023
Assignee: SAMSUNG ELECTRONICS CO., LTD. (Suwon-si)
Inventor: Gye-Jin Jun (Suwon-si)
Primary Examiner: Angela J Lee
Application Number: 29/756,963
Classifications
Current U.S. Class:
With Cap Or Cover (D14/480.5)