With Highly-doped Breakdown Diode Trigger Patents (Class 257/112)
-
Patent number: 11037928Abstract: Apparatuses and methods are disclosed. One such apparatus includes a well having a first type of conductivity formed within a semiconductor structure having a second type of conductivity. A boundary of the well intersects an active area of a tap to the well.Type: GrantFiled: December 30, 2019Date of Patent: June 15, 2021Assignee: Micron Technology, Inc.Inventor: Michael Smith
-
Patent number: 10950690Abstract: A power electronic arrangement includes a semiconductor switch structure configured to assume a forward conducting state. A steady-state current carrying capability of the semiconductor switch structure in the forward conducting state is characterized by a nominal current. The semiconductor switch structure is configured to conduct, in the forward conducting state, at least a part of a forward current in a forward current mode of the power electronic arrangement. A diode structure electrically connected in antiparallel to the semiconductor switch structure is configured to conduct at least a part of a reverse current in a reverse mode of the power electronic arrangement. A thyristor structure electrically connected in antiparallel to the semiconductor switch structure has a forward breakover voltage lower than a diode on-state voltage of the diode structure at a critical diode current value, the critical diode current value amounting to at most five times the nominal current.Type: GrantFiled: June 4, 2019Date of Patent: March 16, 2021Assignee: Infineon Technologies AGInventors: Frank Dieter Pfirsch, Thomas Basler
-
Patent number: 10896903Abstract: A semiconductor device according to an embodiment includes a semiconductor layer having first and second plane, a first conductivity-type first semiconductor region, a second conductivity-type second semiconductor region between the first semiconductor region and the first plane, a first conductivity-type third semiconductor region between the second semiconductor region and the first plane, a second conductivity-type fourth semiconductor region between the third semiconductor region and the first plane, a first conductivity-type fifth semiconductor region provided between the first semiconductor region and the first plane, a first electrode provided on a side of the first plane, and electrically connected to the third semiconductor region and the fourth semiconductor region, a second electrode provided on a side of the second plane, and electrically connected to the first semiconductor region, and a conductive layer provided on a side of the first plane, and electrically connecting the second and the fifth sType: GrantFiled: January 24, 2019Date of Patent: January 19, 2021Assignees: Kabushiki Kaisha Toshiba, Toshiba Electronic Devices & Storage CorporationInventor: Hideaki Sai
-
Patent number: 10615077Abstract: Semiconductor devices and methods of fabricating the same are provided. The semiconductor device includes a substrate having a first conductive type. A second conductive type first epitaxial layer is disposed over the substrate. A second conductive type second epitaxial layer is disposed over the second conductive type first epitaxial layer. An active region of the substrate includes a first conductive type buried layer in the second conductive type first and second epitaxial layers. A first conductive type doped well region is disposed in the second conductive type second epitaxial layer. A second conductive type heavily doped region is disposed over the first conductive type doped well region. A first trench isolation feature is disposed in the substrate. In addition, a first conductive type doped region is disposed between a bottom surface of the first trench isolation feature and the first conductive type buried layer.Type: GrantFiled: December 28, 2018Date of Patent: April 7, 2020Assignee: NUVOTON TECHNOLOGY CORPORATIONInventors: Vivek Ningaraju, Po-An Chen, Ching-Yuan Liao
-
Patent number: 10522547Abstract: Apparatuses and methods are disclosed. One such apparatus includes a well having a first type of conductivity formed within a semiconductor structure having a second type of conductivity. A boundary of the well intersects an active area of a tap to the well.Type: GrantFiled: December 18, 2017Date of Patent: December 31, 2019Assignee: Micron Technology, Inc.Inventor: Michael Smith
-
Patent number: 10381341Abstract: A transient-voltage-suppression (TVS) diode device and a method of fabricating the same are disclosed. The TVS diode device includes a substrate. A second conductivity type first epitaxial layer is disposed over the substrate. A second conductivity type second epitaxial layer is disposed between the second conductivity type first epitaxial layer and the substrate. A plurality of trench isolation features divides the substrate into a first active region including a second conductivity type doped well region disposed in the second conductivity type first epitaxial layer. A first conductivity type doped well region and a first conductivity type buried layer are disposed in the second conductivity type second epitaxial layer. The second conductivity type doped well region and the first conductivity type buried layer collectively form a Zener diode.Type: GrantFiled: May 2, 2017Date of Patent: August 13, 2019Assignee: NUVOTON TECHNOLOGY CORPORATIONInventors: Vinay Suresh, Po-An Chen
-
Patent number: 10304970Abstract: In a first embodiment, an ultra-fast breakover diode has a turn on time TON that is less than 0.3 microseconds, where the forward breakover voltage is greater than +400 volts and varies less than one percent per ten degrees Celsius change. In a second embodiment, a breakover diode has a reverse breakdown voltage that is greater, in absolute magnitude, than the forward breakover voltage, where the forward breakover voltage is greater than +400 volts. In a third embodiment, a string of series-connected breakover diode dice is provided, along with a resistor string, in a packaged circuit. The packaged circuit acts like a single breakover diode having a large forward breakover voltage and a comparably large reverse breakdown voltage, even though the packaged circuit includes no discrete high voltage reverse breakdown diode. The packaged circuit is usable to supply a triggering current to a thyristor in a voltage protection circuit.Type: GrantFiled: January 20, 2018Date of Patent: May 28, 2019Assignee: IXYS, LLCInventor: Subhas Chandra Bose Jayappa Veeramma
-
Patent number: 10121777Abstract: A silicon controlled rectifier including a semiconductor substrate, first and second semiconductor wells, first and second semiconductor regions, third and fourth semiconductor regions and a silicide layer is provided. The first and the second semiconductor wells are formed in the semiconductor substrate. The first and the second semiconductor regions are respectively formed in the first and the second semiconductor wells in spaced apart relation. The third and the fourth semiconductor regions are respectively formed in the first and the second semiconductor wells. The silicide layer is formed on the third and the fourth semiconductor regions. The silicon controlled rectifier is at least suitable for high frequency circuit application. The silicon controlled rectifier has a relatively low trigger voltage, a relatively high electrostatic discharge level, and a relatively low capacitance.Type: GrantFiled: September 26, 2016Date of Patent: November 6, 2018Assignee: Novatek Microelectronics Corp.Inventors: Chun-Yu Lin, Jie-Ting Chen, Ming-Dou Ker, Tzu-Chien Tzeng, Keko-Chun Liang, Ju-Lin Huang
-
Patent number: 10096722Abstract: A semiconductor device having a fast recovery diode (FRD) is provided. The semiconductor device includes a substrate, a first well region disposed in the substrate, a base region disposed in the first well region, a first impurity region of a first conductivity type disposed in the base region, a second impurity region of a second conductivity type disposed in the first well region and separated from the base region, a first electrode electrically connected to the base region and the first impurity region, and a second electrode electrically connected to the second impurity region.Type: GrantFiled: October 4, 2016Date of Patent: October 9, 2018Assignee: MACRONIX International Co., Ltd.Inventors: Chun-Ming Chiou, Cheng-Chi Lin
-
Patent number: 10096588Abstract: A transient voltage suppressing (TVS) device formed in an epitaxial layer of a first conductivity type supported on a semiconductor substrate. The TVS device further comprises a plurality of contact trenches opened and extended to a lower part of the epitaxial layer filled with a doped polysilicon layer of a second conductivity type wherein the trenches are further surrounded by a heavy dopant region of the second conductivity type. The TVS device further includes a metal contact layer disposed on a top surface of the epitaxial layer electrically connected to a Vcc electrode wherein the metal contact layer further directly contacting the doped polysilicon layer and the heavy dopant region of the second conductivity type.Type: GrantFiled: September 30, 2017Date of Patent: October 9, 2018Assignee: Alpha and Omega Semiconductor IncorporatedInventors: Madhur Bobde, Wenjiang Zeng, Limin Weng
-
Patent number: 9935206Abstract: In a first embodiment, an ultra-fast breakover diode has a turn on time TON that is less than 0.3 microseconds, where the forward breakover voltage is greater than +400 volts and varies less than one percent per ten degrees Celsius change. In a second embodiment, a breakover diode has a reverse breakdown voltage that is greater, in absolute magnitude, than the forward breakover voltage, where the forward breakover voltage is greater than +400 volts. In a third embodiment, a string of series-connected breakover diode dice is provided, along with a resistor string, in a packaged circuit. The packaged circuit acts like a single breakover diode having a large forward breakover voltage and a comparably large reverse breakdown voltage, even though the packaged circuit includes no discrete high voltage reverse breakdown diode. The packaged circuit is usable to supply a triggering current to a thyristor in a voltage protection circuit.Type: GrantFiled: May 10, 2013Date of Patent: April 3, 2018Assignee: IXYS CorporationInventor: Subhas Chandra Bose Jayappa Veeramma
-
Patent number: 9847335Abstract: Apparatuses and methods are disclosed. One such apparatus includes a well having a first type of conductivity formed within a semiconductor structure having a second type of conductivity. A boundary of the well intersects an active area of a tap to the well.Type: GrantFiled: May 9, 2016Date of Patent: December 19, 2017Assignee: Micron Technology, Inc.Inventor: Michael Smith
-
Patent number: 9793254Abstract: A transient voltage suppressing (TVS) device formed in an epitaxial layer of a first conductivity type supported on a semiconductor substrate. The TVS device further comprises a plurality of contact trenches opened and extended to a lower part of the epitaxial layer filled with a doped polysilicon layer of a second conductivity type wherein the trenches are further surrounded by a heavy dopant region of the second conductivity type. The TVS device further includes a metal contact layer disposed on a top surface of the epitaxial layer electrically connected to a Vcc electrode wherein the metal contact layer further directly contacting the doped polysilicon layer and the heavy dopant region of the second conductivity type.Type: GrantFiled: December 9, 2014Date of Patent: October 17, 2017Assignee: Alpha and Omega Semiconductor IncorporatedInventors: Madhur Bobde, Wenjiang Zeng, Limin Weng
-
Patent number: 9583586Abstract: A low capacitance transient voltage suppressor with snapback control and a reduced voltage punch-through breakdown mode includes an n+ type substrate, a first epitaxial layer on the substrate, a buried layer formed within the first epitaxial layer, a second epitaxial layer on the first epitaxial layer, and an implant layer formed within the first epitaxial layer below the buried layer. The implant layer extends beyond the buried layer. A first trench is at an edge of the buried layer and an edge of the implant layer. A second trench is at another edge of the buried layer and extends into the implant layer. A third trench is at another edge of the implant layer. A set of source regions is formed within a top surface of the second epitaxial layer. Implant regions are formed in the second epitaxial layer, with a first implant region located below the first source region.Type: GrantFiled: December 22, 2015Date of Patent: February 28, 2017Assignee: ALPHA AND OMEGA SEMICONDUCTOR INCORPORATEDInventors: Ning Shi, Lingpeng Guan, Madhur Bobde
-
Patent number: 9337266Abstract: Apparatuses and methods are disclosed. One such apparatus includes a well having a first type of conductivity formed within a semiconductor structure having a second type of conductivity. A boundary of the well intersects an active area of a tap to the well.Type: GrantFiled: September 30, 2014Date of Patent: May 10, 2016Assignee: Micron Technology, Inc.Inventor: Michael Smith
-
Patent number: 9130365Abstract: A high temperature electronic system includes an electronics unit configured for exposure to an environment having a temperature greater than approximately 150.0° C. The remote electronics unit includes a transient voltage suppressor (TVS) assembly coupled in operative relationship with at least some electronic components of the electronics unit. The TVS assembly includes at least one TVS device comprising at least one of a punch-through wide band-gap semiconductor TVS die and an avalanche breakdown wide band-gap semiconductor TVS die encapsulated in a flip-chip package at least partially surrounding the die, and coupled to first and second electrodes exposed to a single side of the encapsulation.Type: GrantFiled: September 15, 2014Date of Patent: September 8, 2015Assignee: General Electric CompanyInventors: Avinash Srikrishnan Kashyap, Emad Andarawis Andarawis, David Mulford Shaddock
-
Patent number: 9035349Abstract: A device includes, within a layer of silicon on insulator, a central semiconductor zone including a central region having a first type of conductivity, two intermediate regions having a second type of conductivity opposite to that of the first one, respectively disposed on either side of and in contact with the central region in order to form two PN junctions, two semiconductor end zones respectively disposed on either side of the central zone, each end zone comprising two end regions of opposite types of conductivity, in contact with the adjacent intermediate region, the two end regions of each end zone being mutually connected electrically in order to form the two terminals of the device.Type: GrantFiled: February 15, 2013Date of Patent: May 19, 2015Assignee: STMicroelectronics, S.A.Inventors: Philippe Galy, Nicolas Guitard, Thomas Benoist
-
Publication number: 20150108536Abstract: A semiconductor ESD protection device comprising a vertical arrangement of alternating conductivity type layers, wherein the layers are arranged as silicon controlled rectifier and wherein the silicon controlled rectifier is arranged as vertical device and having top and bottom opposing contacts.Type: ApplicationFiled: October 17, 2014Publication date: April 23, 2015Inventors: Zhihao Pan, Steffen Holland
-
Patent number: 9006863Abstract: A diode string voltage adapter includes diodes formed in a substrate of a first conductive type. Each diode includes a deep well region of a second conductive type formed in the substrate. A first well region of the first conductive type formed on the deep well region. A first heavily doped region of the first conductive type formed on the first well region. A second heavily doped region of the second conductive type formed on the first well region. The diodes are serially coupled to each other. A first heavily doped region of a beginning diode is coupled to a first voltage. A second heavily doped region of each diode is coupled to a first heavily doped region of a next diode. A second heavily doped region of an ending diode provides a second voltage. The deep well region is configured to be electrically floated.Type: GrantFiled: December 23, 2011Date of Patent: April 14, 2015Assignee: Taiwan Semiconductor Manufacturing Company, Ltd.Inventors: Chung-Peng Hsieh, Jaw-Juinn Horng
-
Patent number: 8841696Abstract: An SCR includes a first doped region of a first type having a first doping concentration. A first well of the first type and a first well of a second type are disposed in upper areas of the first doped region of the first type such that the first well of the second type is laterally spaced from the first well of the first type by a non-zero distance. A second doped region of the first type has a second doping concentration that is greater than the first doping concentration and is disposed in the first well of the second type to form an anode of the SCR. A first doped region of the second type is disposed in the first well of the first type and forms a cathode of the SCR.Type: GrantFiled: April 30, 2012Date of Patent: September 23, 2014Assignee: Taiwan Semiconductor Manufacturing Co., Ltd.Inventors: Jam-Wem Lee, Yi-Feng Chang
-
Patent number: 8835976Abstract: A method of forming a silicon carbide transient voltage suppressor (TVS) assembly and a system for a transient voltage suppressor (TVS) assembly are provided. The transient voltage suppressor (TVS) assembly includes a semiconductor die including a contact surface on a single side of the die, the die further including a substrate comprising a layer of at least one of an electrical insulator material, a semi-insulating material, and a first wide band gap semiconductor having a conductivity of a first polarity, at least a TVS device including a plurality of wide band gap semiconductor layers formed on the substrate; a first electrode coupled in electrical contact with the TVS device and extending to the contact surface, and a second electrode electrically coupled to the substrate extending to the contact surface.Type: GrantFiled: March 14, 2012Date of Patent: September 16, 2014Assignee: General Electric CompanyInventors: Avinash Srikrishnan Kashyap, Emad Andarawis Andarawis, David Mulford Shaddock
-
Patent number: 8835977Abstract: A transient-voltage suppressing (TVS) device disposed on a semiconductor substrate of a first conductivity type. The TVS includes a buried dopant region of a second conductivity type disposed and encompassed in an epitaxial layer of the first conductivity type wherein the buried dopant region extends laterally and has an extended bottom junction area interfacing with the underlying portion of the epitaxial layer thus constituting a Zener diode for the TVS device. The TVS device further includes a region above the buried dopant region further comprising a top dopant layer of a second conductivity type and a top contact region of a second conductivity type which act in combination with the epitaxial layer and the buried dopant region to form a plurality of interfacing PN junctions constituting a SCR acting as a steering diode to function with the Zener diode for suppressing a transient voltage.Type: GrantFiled: December 19, 2012Date of Patent: September 16, 2014Assignee: Alpha and Omega Semiconductor IncorporatedInventors: Madhur Bobde, Lingpeng Guan, Anup Bhalla, Limin Weng
-
Patent number: 8822274Abstract: A method of assembling a packaged integrated circuit (IC) includes printing a viscous dielectric polymerizable material onto a die pad of a leadframe having metal terminals positioned outside the die pad. An IC die having a top side including a plurality of bond pads is placed with its bottom side onto the viscous dielectric polymerizable material. Bond wires are wire bonded between the plurality of bond pads and the metal terminals of the leadframe.Type: GrantFiled: October 4, 2012Date of Patent: September 2, 2014Assignee: Texas Instruments IncorporatedInventors: Wan Mohd Misuari Suleiman, Azdhar Dahalan
-
Patent number: 8809902Abstract: A power semiconductor diode is provided. The power semiconductor diode includes a semiconductor substrate having a first emitter region of a first conductivity type, a second emitter region of a second conductivity type, and a drift region of the first conductivity type arranged between the first emitter region and the second emitter region. The drift region forms a pn-junction with the second emitter region. A first emitter metallization is in contact with the first emitter region. The first emitter region includes a first doping region of the first conductivity type and a second doping region of the first conductivity type. The first doping region forms an ohmic contact with the first emitter metallization, and the second doping region forms a non-ohmic contact with the first emitter metallization. A second emitter metallization is in contact with the second emitter region.Type: GrantFiled: October 17, 2011Date of Patent: August 19, 2014Assignee: Infineon Technologies Austria AGInventors: Holger Huesken, Anton Mauder, Hans-Joachim Schulze, Wolfgang Roesner
-
Patent number: 8785971Abstract: A transient voltage suppressor without leakage current is disclosed, which comprises a P-substrate. There is an N-type epitaxial layer formed on the P-substrate, and a first N-heavily doped area, a first P-heavily doped area, an electrostatic discharge (ESD) device and at least one deep isolation trench are formed in the N-epitaxial layer. A first N-buried area is formed in the bottom of the N-epitaxial layer to neighbor the P-substrate and located below the first N-heavily doped area and the first P-heavily doped area. The ESD device is coupled to the first N-heavily doped area. The deep isolation trench is not only adjacent to the first N-heavily doped area, but has a depth greater than a depth of the first N-buried area, thereby separating the first N-buried area and the ESD device.Type: GrantFiled: November 23, 2011Date of Patent: July 22, 2014Assignee: Amazing Microelectronic Corp.Inventors: Che-Hao Chuang, Kun-Hsien Lin, Ryan Hsin-Chin Jiang
-
Patent number: 8759935Abstract: A power semiconductor device includes an active device region disposed in a semiconductor substrate, an edge termination region disposed in the semiconductor substrate between the active device region and a lateral edge of the semiconductor substrate and a trench disposed in the edge termination region which extends from a first surface of the semiconductor substrate toward a second opposing surface of the semiconductor substrate. The trench has an inner sidewall, an outer sidewall and a bottom. The inner sidewall is spaced further from the lateral edge of the semiconductor substrate than the outer sidewall, and an upper portion of the outer sidewall is doped opposite as the inner sidewall and bottom of the trench to increase the blocking voltage capacity. Other structures can be provided which yield a high blocking voltage capacity such as a second trench or a region of chalcogen dopant atoms disposed in the edge termination region.Type: GrantFiled: June 3, 2011Date of Patent: June 24, 2014Assignee: Infineon Technologies Austria AGInventor: Gerhard Schmidt
-
Publication number: 20140167101Abstract: A transient-voltage suppressing (TVS) device disposed on a semiconductor substrate of a first conductivity type. The TVS includes a buried dopant region of a second conductivity type disposed and encompassed in an epitaxial layer of the first conductivity type wherein the buried dopant region extends laterally and has an extended bottom junction area interfacing with the underlying portion of the epitaxial layer thus constituting a Zener diode for the TVS device. The TVS device further includes a region above the buried dopant region further comprising a top dopant layer of a second conductivity type and a top contact region of a second conductivity type which act in combination with the epitaxial layer and the buried dopant region to form a plurality of interfacing PN junctions constituting a SCR acting as a steering diode to function with the Zener diode for suppressing a transient voltage.Type: ApplicationFiled: December 19, 2012Publication date: June 19, 2014Inventors: Madhur Bobde, Lingpeng Guan, Anup Bhalla, Limin Weng
-
Patent number: 8658468Abstract: A method for fabricating a semiconductor chip module and a semiconductor chip package is disclosed. One embodiment provides a first layer, a second layer, and a base layer. The first layer is disposed on the base layer, and the second layer is disposed on the first layer. A plurality of semiconductor chips is applied above the second layer, and the second layer with the applied semiconductor chips is separated from the first layer.Type: GrantFiled: August 9, 2012Date of Patent: February 25, 2014Assignee: Intel Mobile Communications GmbHInventors: Gottfried Beer, Irmgard Escher-Poeppel
-
Patent number: 8634236Abstract: Provided are a phase change memory device and a fabricating method thereof. The phase change memory device includes a substrate, an interlayer dielectric layer formed on the substrate, first and second contact holes formed in the interlayer dielectric layer, and a memory cell formed in the first and second contact holes and including a diode, a first electrode on the diode, a phase change material layer on the first electrode, and a second electrode on the phase change material layer, wherein the first contact hole and the second contact hole are spaced apart from and separated from each other.Type: GrantFiled: September 16, 2011Date of Patent: January 21, 2014Assignee: Samsung Electronics Co., Ltd.Inventors: Hye-Young Park, Jeong-Hee Park, Hyun-Suk Kwon
-
Patent number: 8552530Abstract: A vertical transient voltage suppressor for protecting an electronic device is disclosed. The vertical transient voltage includes a conductivity type substrate having highly doping concentration; a first type lightly doped region is arranged on the conductivity type substrate, wherein the conductivity type substrate and the first type lightly doped region respectively belong to opposite types; a first type heavily doped region and a second type heavily doped region are arranged in the first type lightly doped region, wherein the first and second type heavily doped regions and the conductivity type substrate belong to same types; and a deep first type heavily doped region is arranged on the conductivity type substrate and neighbors the first type lightly doped region, wherein the deep first type heavily doped region and the first type lightly doped region respectively belong to opposite types, and wherein the deep first type heavily doped region is coupled to the first type heavily doped region.Type: GrantFiled: August 2, 2010Date of Patent: October 8, 2013Assignee: Amazing Microelectronics Corp.Inventors: Kun-Hsien Lin, Zi-Ping Chen, Che-Hao Chuang, Ryan Hsin-Chin Jiang
-
Publication number: 20130214326Abstract: A device includes, within a layer of silicon on insulator, a central semiconductor zone including a central region having a first type of conductivity, two intermediate regions having a second type of conductivity opposite to that of the first one, respectively disposed on either side of and in contact with the central region in order to form two PN junctions, two semiconductor end zones respectively disposed on either side of the central zone, each end zone comprising two end regions of opposite types of conductivity, in contact with the adjacent intermediate region, the two end regions of each end zone being mutually connected electrically in order to form the two terminals of the device.Type: ApplicationFiled: February 15, 2013Publication date: August 22, 2013Applicant: STMICROELECTRONICS SAInventor: STMICROELECTRONICS SA
-
Patent number: 8395244Abstract: A fast recovery diode includes an n-doped base layer having a cathode side and an anode side opposite the cathode side. A p-doped anode layer is arranged on the anode side. The anode layer has a doping profile and includes at least two sublayers. A first one of the sublayers has a first maximum doping concentration, which is between 2*1016 cm?3 and 2*1017 cm?3 and which is higher than the maximum doping concentration of any other sublayer. A last one of the sublayers has a last sublayer depth, which is larger than any other sublayer depth. The last sublayer depth is between 90 to 120 ?m. The doping profile of the anode layer declines such that a doping concentration in a range of 5*1014 cm?3 and 1*1015 cm?3 is reached between a first depth, which is at least 20 ?m, and a second depth, which is at maximum 50 ?m. Such a profile of the doping concentration is achieved by using aluminum diffused layers as the at least two sublayers.Type: GrantFiled: November 9, 2010Date of Patent: March 12, 2013Assignee: ABB Technology AGInventors: Jan Vobecky, Kati Hemmann, Hamit Duran, Munaf Rahimo
-
Patent number: 8338854Abstract: A transient-voltage suppressing (TVS) device disposed on a semiconductor substrate of a first conductivity type. The TVS includes a buried dopant region of a second conductivity type disposed and encompassed in an epitaxial layer of the first conductivity type wherein the buried dopant region extends laterally and has an extended bottom junction area interfacing with the underlying portion of the epitaxial layer thus constituting a Zener diode for the TVS device. The TVS device further includes a region above the buried dopant region further comprising a top dopant layer of a second conductivity type and a top contact region of a second conductivity type which act in combination with the epitaxial layer and the buried dopant region to form a plurality of interfacing PN junctions constituting a SCR acting as a steering diode to function with the Zener diode for suppressing a transient voltage.Type: GrantFiled: March 31, 2009Date of Patent: December 25, 2012Assignee: Alpha and Omega Semiconductor IncorporatedInventors: Madhur Bobde, Lingpeng Guan, Anup Bhalla, Limin Weng
-
Patent number: 8310339Abstract: A system and methods are provided for triggering an operating device. In one embodiment, a triggering device includes a receiving unit configured to receive one or more wireless control signals. The receiving unit may include a switch and a processor, wherein the processor is configured to control the switch for activation of an operating device coupled to a signaling line based, at least in part, on the one or more wireless control signals. According to another embodiment, the triggering device may include a connector configured to electrically couple the receiving unit to the signaling line, the connector having one or more contacts and a housing configured to clasp the signaling line and couple the one or more contacts to the signaling line. Additionally, the signaling line may relate to existing wiring of the operating device.Type: GrantFiled: July 30, 2009Date of Patent: November 13, 2012Inventors: Gallen Ka Leung Tsui, Philip Y. W. Tsui
-
Patent number: 8269287Abstract: Methods and apparatus for increasing the coupling coefficient of a floating gate memory device includes an MOS capacitors with self-aligning gate structures that provide increased capacitance per unit area over conventional MOS capacitors.Type: GrantFiled: May 22, 2008Date of Patent: September 18, 2012Assignee: Cypress Semiconductor CorporationInventor: Fredrick Jenne
-
Publication number: 20120175672Abstract: An integrated circuit device provides electrostatic discharge (ESD) protection. In connection with various example embodiments, an ESD protection circuit includes a diode-type circuit having a p-n junction that exhibits a low breakdown voltage. Connected in series with the diode between an internal node susceptible to an ESD pulse and ground, are regions of opposite polarity having junctions therebetween for mitigating the passage of leakage current via voltage sharing with the diode's junction. Upon reaching the breakdown voltage, the diode shunts current to ground via another substrate region, bypassing one or more junctions of the regions of opposite polarity and facilitating a low clamping voltage.Type: ApplicationFiled: January 7, 2011Publication date: July 12, 2012Applicant: NXP B.V.Inventor: Hans-Martin RITTER
-
High fill-factor laser-treated semiconductor device on bulk material with single side contact scheme
Patent number: 8212327Abstract: The present disclosure provides systems and methods for configuring and constructing a single photo detector or array of photo detectors with all fabrications circuitry on a single side of the device. Both the anode and the cathode contacts of the diode are placed on a single side, while a layer of laser treated semiconductor is placed on the opposite side for enhanced cost-effectiveness, photon detection, and fill factor.Type: GrantFiled: August 9, 2010Date of Patent: July 3, 2012Assignee: SiOnyx, Inc.Inventors: Neal T. Kurfiss, James E. Carey, Xia Li -
Patent number: 8207008Abstract: A solar device is provided, comprising a substrate structure having a surface region, a flexible and conformal material comprising a polymer material affixing the surface region, and one or more solar cells spatially provided by one or more films of materials characterized by a thickness dimension of 25 microns and less and mechanically coupled to the flexible and conformal material. The one or more solar cells have a flexible characteristic. The flexible characteristic maintains each of the solar cells substantially free from any damage or breakage thereto when the one or more films of materials is subjected to bending.Type: GrantFiled: March 18, 2009Date of Patent: June 26, 2012Assignee: Stion CorporationInventor: Chester A. Farris, III
-
Patent number: 7968907Abstract: An over-voltage protection thyristor has reduced junction capacitance making it suitable for use in high bandwidth applications. The reduced capacitance is achieved through the introduction of a deep base region. The deep base region has a graded doping concentration which reduces with depth into the substrate. The thyristor is useful for protecting sensitive electrical equipment from transient surges.Type: GrantFiled: December 9, 2008Date of Patent: June 28, 2011Assignee: Pan Jit Americas, Inc.Inventors: George Templeton, James Washburn
-
Patent number: 7936020Abstract: A two-terminal ESD protection structure formed by an arrangement of five adjacent semiconductor regions (112, 114, 116, 118, and 120) of alternating conductivity type provides protection against both positive and negative ESD voltages. The middle semiconductor region electrically floats. When the two terminals (A and K) of the ESD protection structure are subjected to an ESD voltage, the structure goes into operation by triggering one of its two inherent thyristors (170 and 180) into a snap-back mode that provides a low impedance path through the structure for discharging the ESD current.Type: GrantFiled: August 2, 2007Date of Patent: May 3, 2011Assignee: National Semiconductor CorporationInventors: Albert Z. H. Wang, Chen H. Tsay, Peter Deane
-
Patent number: 7910949Abstract: A power semiconductor device includes a conductive board and a switching element mounted on the conductive board and electrically connected thereto. The power semiconductor device also includes an integrated circuit mounted on the conductive board at a distance from the switching element and electrically connected thereto. The switching element turns ON/OFF a connection between first and second main electrodes in response to a control signal inputted to a control electrode. The integrated circuit includes a control circuit which controls ON/OFF the switching element and a back side voltage detection element which detects a voltage of the back side of the integrated circuit.Type: GrantFiled: October 10, 2007Date of Patent: March 22, 2011Assignee: Mitsubishi Electric CorporationInventors: Yukio Yasuda, Atsunobu Kawamoto, Shinsuke Goudo
-
Patent number: 7863610Abstract: An integrated circuit is disclosed. One embodiment includes a first diode, a second diode, and a semiconductor line coupled to the first diode and the second diode. The line includes a first silicide region between the first diode and the second diode.Type: GrantFiled: August 22, 2007Date of Patent: January 4, 2011Assignees: Qimonda North America Corp., International Business Machines CorporationInventors: Bipin Rajendran, Shoaib Hasan.Zaidi
-
Publication number: 20100244090Abstract: A transient-voltage suppressing (TVS) device disposed on a semiconductor substrate of a first conductivity type. The TVS includes a buried dopant region of a second conductivity type disposed and encompassed in an epitaxial layer of the first conductivity type wherein the buried dopant region extends laterally and has an extended bottom junction area interfacing with the underlying portion of the epitaxial layer thus constituting a Zener diode for the TVS device. The TVS device further includes a region above the buried dopant region further comprising a top dopant layer of a second conductivity type and a top contact region of a second conductivity type which act in combination with the epitaxial layer and the buried dopant region to form a plurality of interfacing PN junctions constituting a SCR acting as a steering diode to function with the Zener diode for suppressing a transient voltage.Type: ApplicationFiled: March 31, 2009Publication date: September 30, 2010Inventors: Madhur Bobde, Lingpeng Guan, Anup Bhalla, Limin Weng
-
Patent number: 7786504Abstract: The present invention discloses a bidirectional PNPN silicon-controlled rectifier comprising: a p-type substrate; a N-type epitaxial layer; a P-type well and two N-type wells all formed inside the N-type epitaxial layer with the two N-type wells respectively arranged at two sides of the P-type well; a first semiconductor area, a second semiconductor area and a third semiconductor area all formed inside the P-type well and all coupled to an anode, wherein the second semiconductor area and the third semiconductor area are respectively arranged at two sides of the first semiconductor area, and wherein the first semiconductor area is of first conduction type, and the second semiconductor area and the third semiconductor area are of second conduction type; and two P-type doped areas respectively formed inside the N-type wells, wherein each P-type doped area has a fourth semiconductor area neighboring the P-type well and a fifth semiconductor area, and wherein both the fourth semiconductor area and the fifth semicoType: GrantFiled: March 20, 2008Date of Patent: August 31, 2010Assignee: Amazing Microelectronic Corp.Inventors: Wen-Yi Chen, Ryan Hsin-Chin Jiang, Ming-Dou Ker
-
Patent number: 7692262Abstract: A vertical rectifying and protection power diode, formed in a lightly-doped semiconductor layer of a first conductivity type, resting on a heavily-doped substrate of the first conductivity type, having a first ring-shaped region, of the first conductivity type more heavily-doped than the layer and more lightly doped than the substrate, surrounding an area of the layer and extending to the substrate; and a second ring-shaped region, doped of the second conductivity type, extending at the surface of the first region and on either side thereof; a first electrode having a thin layer of a material capable of forming a Schottky diode with the layer, resting on the area of the layer and on at least a portion of the second ring-shaped region with which it forms an ohmic contact.Type: GrantFiled: July 7, 2004Date of Patent: April 6, 2010Assignee: STMicroelectronics S.A.Inventors: Jean-Luc Morand, Emmanuel Collard, André Lhorte
-
Publication number: 20100065884Abstract: The present invention relates to an electrostatic discharge diode. The electrostatic discharge diode according to exemplary embodiment of the present invention includes: an N-type well formed on a substrate; an n? region formed on the N-type well; a plurality of p? regions penetrated and formed in the n? region; a plurality of n+ regions penetrated and formed in a first layer in which the n? region and a plurality of the p? regions are formed; a plurality of n+ regions penetrated and formed in a first layer in which the n? region and a plurality of the p? regions are formed; and a plurality of p+ regions penetrated and formed in the first layer, wherein a first n+ region among a plurality of the n+ regions and a first p+ region corresponding to the first n+ region are penetrated and formed in each other region of the corresponding first p? region among a plurality of the p? regions.Type: ApplicationFiled: September 10, 2009Publication date: March 18, 2010Inventors: Jun-Hyeong RYU, Taeg-Hyun KANG, Moon-Ho KIM
-
Patent number: 7326965Abstract: A surface-emitting type device includes a substrate including a first face, a second face that is tilted with respect to the first face and has a plane index different from a plane index of the first face, and a third face that is tilted with respect to the second face and has a plane index equal to the plane index of the first face, an emission section formed above the first face, and a rectification section formed above each of the second face and the third face, wherein the emission section includes a first semiconductor layer of a first conductivity type, an active layer formed above the first semiconductor layer, and a second semiconductor layer of a second conductivity type formed above the active layer, the rectification section includes a first semiconductor layer of the second conductivity type formed above the second face, and a second semiconductor layer of the first conductivity type formed continuously with the first semiconductor layer above the third face, at least a portion of the first semicoType: GrantFiled: February 1, 2006Date of Patent: February 5, 2008Assignee: Seiko Epson CorporationInventors: Hajime Onishi, Tetsuo Nishida
-
Patent number: 7217980Abstract: An electrostatic discharge protection device, including a silicon-control-rectifier, in complementary metal-oxide semiconductor (CMOS) process is disclosed. in one embodiment of the present invention, the protection device includes a semiconductor substrate having a first conductivity type. A well region formed with a second conductivity type in the semiconductor substrate. A first region formed in the well region. A second region formed having a portion in the weil region and another portion outside the well region, but still within the semiconductor substrate. Moreover, a third region formed within the well region and in between the first; region and the second region. A fourth region formed within the semiconductor substrate and outside the well region. A fifth region formed within the semiconductor substrate and in between the second region and the fourth region.Type: GrantFiled: September 30, 2004Date of Patent: May 15, 2007Assignee: United Microelectronics Corp.Inventors: Shiao-Shien Chen, Tien-Hao Tang, Mu-Chun Wang
-
Patent number: 7112865Abstract: A diode is provided which includes a first-conductivity-type cathode layer, a first-conductivity-type drift layer placed on the cathode region and having a lower concentration than the cathode layer, a generally ring-like second-conductivity-type ring region formed in the drift layer, second-conductivity-type anode region formed in the drift layer located inside the ring region, a cathode electrode formed in contact with the cathode layer, and an anode electrode formed in contact with the anode region, wherein the lowest resistivity of the second-conductivity-type anode region is at least 1/100 of the resistivity of the drift layer, and the thickness of the anode region is smaller than the diffusion depth of the ring region.Type: GrantFiled: March 3, 2005Date of Patent: September 26, 2006Assignee: Fuji Electric Holdings Co., Ltd.Inventors: Tatsuhiko Fujihira, Yasushi Miyasaka
-
Patent number: 6982432Abstract: A touch type liquid-crystal display device has a liquid-crystal display panel having flexibility, a touch panel provided to adhere closely to a back side, opposite to a visual side, of the liquid-crystal display panel, and electrodes disposed to be opposite to each other through a gap. The electrodes are capable of coming into partial contact with each other by a pressing force to thereby detect an input position.Type: GrantFiled: April 17, 2001Date of Patent: January 3, 2006Assignee: Nitto Denko CorporationInventors: Seiji Umemoto, Tomonori Noguchi, Tadayuki Kameyama, Kiichi Shimodaira, Hideo Sugawara, Hidehiko Andou