Controllable Emitter Shunting Patents (Class 257/125)
-
Patent number: 10600898Abstract: A vertical bidirectional insulated gate turn-off (IGTO) device includes a top half formed over a top surface of a substrate and a bottom half formed over the bottom surface of the substrate. A top electrode is formed over the top half, and a bottom electrode is formed over the bottom half. The layered structure forms vertical NPN and PNP transistors. Each half includes trenched gates. When a first polarity voltage is applied across the electrodes, one of the halves may be turned on by biasing its gates to conduct current between the top and bottom electrodes. When a voltage of an opposite polarity is applied across the electrodes, the other one of the halves may be turned on by biasing its gates to conduct current between the two electrodes. In one embodiment, biasing the gates increases the beta of the NPN transistor to turn on the device.Type: GrantFiled: February 18, 2019Date of Patent: March 24, 2020Assignee: Pakal Technologies, Inc.Inventors: Richard A. Blanchard, Vladimir Rodov
-
Patent number: 9659985Abstract: An integrated circuit includes a first semiconductor device, a second semiconductor device, and a metal shielding layer. The first semiconductor device includes a first substrate and a first multi-layer structure, and the first substrate supports the first multi-layer structure. The second semiconductor device includes a second substrate and a second multi-layer structure, and the second substrate supports the second multi-layer structure. The metal shielding layer is disposed between the first multi-layer structure and the second multi-layer structure, wherein the metal shielding layer is electrically connected to the second semiconductor device.Type: GrantFiled: September 15, 2015Date of Patent: May 23, 2017Assignee: Taiwan Semiconductor Manufacturing Company Ltd.Inventors: Tsung-Han Tsai, Yun-Wei Cheng, Chun-Hao Chou, Kuo-Cheng Lee, Yung-Lung Hsu, Hsin-Chi Chen
-
Patent number: 8791561Abstract: A support substrate includes a first surface and a second surface located above the level of the first surface. Chips are mounted on the first surface. A first insulating film is disposed over each chip. First conductive plugs are connected to the chip extending through each first insulating film. Filler material made of resin filling a space between chips. Wirings are disposed over the first insulating film and the filler material for interconnecting different chips. The second surface, an upper surface of the first insulating film and an upper surface of the filler material are located at the same level.Type: GrantFiled: February 11, 2013Date of Patent: July 29, 2014Assignees: Fujitsu Limited, Shinko Electric Industries Co., Ltd.Inventors: Sadahiro Kishii, Tsuyoshi Kanki, Yoshihiro Nakata, Yasushi Kobayashi, Masato Tanaka, Akio Rokugawa
-
Patent number: 8378383Abstract: A semiconductor device has a first semiconductor die with a shielding layer formed over its back surface. The first semiconductor die is mounted to a carrier. A first insulating layer is formed over the shielding layer. A second semiconductor die is mounted over the first semiconductor die separated by the shielding layer and first insulating layer. A second insulating layer is deposited over the first and second semiconductor die. A first interconnect structure is formed over the second semiconductor die and second insulating layer. A second interconnect structure is formed over the first semiconductor die and second insulating layer. The shielding layer is electrically connected to a low-impedance ground point through a bond wire, RDL, or TSV. The second semiconductor die may also have a shielding layer formed on its back surface. The semiconductor die are bonded through the metal-to-metal shielding layers.Type: GrantFiled: March 25, 2009Date of Patent: February 19, 2013Assignee: STATS ChipPAC, Ltd.Inventors: Reza A. Pagaila, Byung Tai Do, Nathapong Suthiwongsunthorn
-
Patent number: 8357952Abstract: A power semiconductor structure with a field effect rectifier having a drain region, a body region, a source region, a gate channel, and a current channel is provided. The body region is substantially located above the drain region. The source region is located in the body region. The gate channel is located in the body region and adjacent to a gate structure. The current channel is located in the body region and is extended from the source region downward to the drain region. The current channel is adjacent to a conductive structure coupled to the source region.Type: GrantFiled: April 7, 2011Date of Patent: January 22, 2013Assignee: Great Power Semiconductor Corp.Inventor: Kao-Way Tu
-
Patent number: 8338855Abstract: A voltage-controlled vertical bi-directional monolithic switch, referenced with respect to the rear surface of the switch, formed from a lightly-doped N-type semiconductor substrate, in which the control structure includes, on the front surface side, a first P-type well in which is formed an N-type region, and a second P-type well in which is formed a MOS transistor, the first P-type well and the gate of the MOS transistor being connected to a control terminal, said N-type region being connected to a main terminal of the MOS transistor, and the second main terminal of the MOS transistor being connected to the rear surface voltage of the switch.Type: GrantFiled: September 23, 2011Date of Patent: December 25, 2012Assignee: STMicroelectronics S.A.Inventor: Samuel Menard
-
Patent number: 7554131Abstract: A chip embedded package structure and a fabrication method thereof are proposed. An adhesive layer is formed on a bottom surface of a carrier board having at least one cavity to seal one end of the cavity. At least one semiconductor chip is mounted via its non-active surface on the adhesive layer and received in the cavity. A protection layer is formed on an active surface of the semiconductor chip. A conductive layer is formed on a top surface of the carrier board, the protection layer and the cavity. A patterned resist layer is applied on the conductive layer and is formed with an electroplating opening at a position corresponding to a gap between the cavity and the semiconductor chip. An electroplating process is performed to form a metal layer in the electroplating opening, such that the semiconductor chip can be effectively fixed in the cavity by the metal layer.Type: GrantFiled: March 28, 2006Date of Patent: June 30, 2009Assignee: Phoenix Precision Technology CorporationInventor: Zhao-Chong Zeng
-
Patent number: 7087939Abstract: There is a demand of a solid-state imaging device capable of being driven at a high speed and in which the shading of sensitivity and illuminance defect can be prevented from being caused. A solid-state imaging device (20) includes a light-receiving sensor section disposed on the surface layer portion of a substrate (21) that performs a photoelectric conversion, a charge transfer section that transfers a signal charge read out from the light-receiving sensor section, a transfer electrode (27) (28) made of polysilicon formed on a substrate (21) at a position approximately above the charge transfer section through an insulating film (26), and an interconnection made of polysilicon and interconnected to the transfer electrode (27) (28). At least one of the polysilicon transfer electrode (27)(28) and the interconnection is formed on a polysilicon layer (27a) (28a) by selectively depositing a high-melting point metal having a resistance value lower than that of polysilicon.Type: GrantFiled: March 8, 2005Date of Patent: August 8, 2006Assignee: Sony CorporationInventors: Yasushi Maruyama, Hideshi Abe
-
Patent number: 6911708Abstract: Disclosed are a film bulk acoustic resonator, a duplexer filter having the same, and a semiconductor package thereof. The film bulk acoustic resonator comprising: a semiconductor substrate; a lower electrode more than two layers formed at an upper surface of the semiconductor substrate; a piezoelectric layer deposited on an upper surface of the lower electrode with a certain thickness; and an upper electrode more than two layers formed at an upper surface of the piezoelectric layer, has an excellent bonding characteristic. The duplexer filter can microminiaturize a size thereof by integrating a film bulk acoustic filter formed by connecting the plurality of film bulk acoustic resonators serially and in parallel and peripheral passive elements of the film bulk acoustic filter into one semiconductor chip. Also, the semiconductor package is suitable for the duplexer filter.Type: GrantFiled: February 19, 2004Date of Patent: June 28, 2005Assignee: LG Electronics Inc.Inventor: Jae-Yeong Park
-
Patent number: 6580100Abstract: A vertical voltage-controlled bidirectional monolithic switch formed between the upper and lower surfaces of a semiconductor substrate surrounded with a peripheral wall, including: a first multiple-cell vertical IGBT transistor extending between a cathode formed on the upper surface side and an anode formed on the lower surface side; and a second multiple-cell vertical IGBT transistor extending between a cathode formed on the lower surface side and an anode formed on the upper surface side, in which the cells of each transistor are arranged so that portions of the cells of a transistor are active upon operation of the other transistor.Type: GrantFiled: September 19, 2002Date of Patent: June 17, 2003Assignee: STMicroelectronics S.A.Inventor: Roy Mathieu
-
Patent number: 6380565Abstract: A monolithic bidirectional switch formed in a semiconductor substrate of a first conductivity type having a front surface and a rear surface, including a first main vertical thyristor, the rear surface layer of which is of the second conductivity type, a second main vertical thyristor, the rear surface layer of which is of the first conductivity type. A structure for triggering each of the first and second main thyristors is arranged to face regions mutually distant from the two main thyristors, the neighboring portions of which correspond to a region for which, for the first main thyristor, a short-circuit area between cathode and cathode gate is formed.Type: GrantFiled: August 8, 2000Date of Patent: April 30, 2002Assignee: STMicroelectronics S.A.Inventors: Franck Duclos, Jean-Michel Simonnet, Olivier Ladiray
-
Patent number: 5757033Abstract: A bidirectional thyristor structure with a single MOS gate controlled turn off capability. In a vertical conduction embodiment, the device has a six layer structure including a backside diffusion. One vertical conduction structure includes a single body region at the first surface of the device for conduction in both the forward and reverse directions. Another vertical conduction structure includes a two body regions at the first surface, one for controlling forward conduction and the other for controlling reverse conduction. The vertical conduction embodiments are preferably implemented in a cellular geometry, with a large number of symmetrical cells connected in parallel. The bidirectional thyristor of the present invention can also be provided in a lateral conduction structure for power IC applications.Type: GrantFiled: August 21, 1995Date of Patent: May 26, 1998Assignee: International Rectifier CorporationInventor: Janardhanan S. Ajit
-
Patent number: 5629535Abstract: A bidirectional thyristor structure with a single MOS gate controlled turn-on and turn-off capability. In a vertical conduction embodiment, the device has a six layer structure including a backside diffusion. One vertical conduction structure includes a single body region at the first surface of the device for conduction in both the forward and reverse directions. Another vertical conduction structure includes a two body regions at the first surface, one for controlling forward conduction and the other for controlling reverse conduction. The vertical conduction embodiments are preferably implemented in a cellular geometry, with a large number of symmetrical cells connected in parallel.Type: GrantFiled: January 11, 1996Date of Patent: May 13, 1997Assignee: International Rectifier CorporationInventor: Janardhanan S. Ajit
-
Patent number: 5483087Abstract: A bidirectional thyristor structure with a single MOS gate controlled turn off capability. In a vertical conduction embodiment, the device has a six layer structure including a backside diffusion. One vertical conduction structure includes a single body region at the first surface of the device for conduction in both the forward and reverse directions. Another vertical conduction structure includes a two body regions at the first surface, one for controlling forward conduction and the other for controlling reverse conduction. The vertical conduction embodiments are preferably implemented in a cellular geometry, with a large number of symmetrical cells connected in parallel. The bidirectional thyristor of the present invention can also be provided in a lateral conduction structure for power IC applications.Type: GrantFiled: July 8, 1994Date of Patent: January 9, 1996Assignee: International Rectifier CorporationInventor: Janardhanan S. Ajit
-
Patent number: 5426314Abstract: A static induction thyristor has a first semiconductor area having a high impurity concentration of a first conductivity type. A second semiconductor area having low impurity concentration is formed adjacent to the first semiconductor area. A third semiconductor area having a high impurity concentration of a second conductivity type which is the conductivity type opposite to the first conductivity type is formed on a part of a surface of the second semiconductor area so located as to form a fourth semiconductor area located within the third semiconductor area. A fifth semiconductor area having a high impurity concentration of the first conductivity type is formed on the part of the surface of the second semiconductor area in spaced relation to the forth semiconductor area.Type: GrantFiled: April 21, 1994Date of Patent: June 20, 1995Assignee: Zaidan Hojin Handotai Kenkyu ShinkokaiInventors: Jun-ichi Nishizawa, Sohbe Suzuki