With Connecting Region Made Of Polycrystalline Semiconductor Material (e.g., Polysilicon Base Contact) Patents (Class 257/554)
-
Patent number: 10078022Abstract: Embodiments relate to circuitry and methods for determining and providing a mechanical stress level signal, including at least one bipolar junction transistor, wherein the circuitry is arranged to determine a first mechanical stress level based on a current gain of the at least one bipolar junction transistor, to determine a second mechanical stress level based on the current gain of the at least one bipolar junction transistor, and to provide the mechanical stress level signal based on the first mechanical stress level and the second mechanical stress level.Type: GrantFiled: June 23, 2016Date of Patent: September 18, 2018Assignee: Infineon Technologies AGInventor: Udo Ausserlechner
-
Patent number: 9728603Abstract: Device structures for a bipolar junction transistor and methods of fabricating a device structure for a bipolar junction transistor. A base layer comprised of a first semiconductor material is formed. An emitter layer comprised of a second semiconductor material is formed on the base layer. The emitter layer is patterned to form an emitter finger having a length and a width that changes along the length of the emitter finger.Type: GrantFiled: June 22, 2015Date of Patent: August 8, 2017Assignee: GLOBALFOUNDRIES Inc.Inventors: Hanyi Ding, Vibhor Jain, Alvin J. Joseph, Anthony K. Stamper
-
Patent number: 9305968Abstract: An integrated circuit system includes a first device wafer bonded to a second device wafer at a bonding interface of dielectrics. Each wafer includes a plurality of dies, where each die includes a device, a metal stack, and a seal ring that is formed at an edge region of the die. Seal rings included in dies of the second device wafer each include a first conductive path provided with metal formed in a first opening that extends from a backside of the second device wafer, through the second device wafer, and through the bonding interface to the seal ring of a corresponding die in the first device wafer.Type: GrantFiled: August 13, 2015Date of Patent: April 5, 2016Assignee: OmniVision Technologies, Inc.Inventors: Yin Qian, Hsin-Chih Tai, Tiejun Dai, Duli Mao, Cunyu Yang, Howard E. Rhodes
-
Patent number: 9196606Abstract: LED modules are disclosed having a control MOSFET, or other transistor, in series with an LED. In one embodiment, a MOSFET wafer, containing an array of vertical MOSFETS, is aligned and bonded to an LED wafer, containing a corresponding array of vertical LEDs, and singulated to form thousands of active 3-terminal LED modules with the same footprint as a single LED. Despite the different forward voltages of red, green, and blue LEDs, RGB modules may be connected in parallel and their control voltages staggered at 60 Hz or greater to generate a single perceived color, such as white. The RGB modules may be connected in a panel for general illumination or for a color display.Type: GrantFiled: March 12, 2014Date of Patent: November 24, 2015Assignee: Nthdegree Technologies Worldwide Inc.Inventor: Bradley S. Oraw
-
Patent number: 9142581Abstract: An integrated circuit system includes a first device wafer bonded to a second device wafer at a bonding interface of dielectrics. Each wafer includes a plurality of dies, where each die includes a device, a metal stack, and a seal ring that is formed at an edge region of the die. Seal rings included in dies of the second device wafer each include a first conductive path provided with metal formed in a first opening that extends from a backside of the second device wafer, through the second device wafer, and through the bonding interface to the seal ring of a corresponding die in the first device wafer.Type: GrantFiled: November 5, 2012Date of Patent: September 22, 2015Assignee: OmniVision Technologies, Inc.Inventors: Yin Qian, Hsin-Chih Tai, Tiejun Dai, Duli Mao, Cunyu Yang, Howard E. Rhodes
-
Patent number: 8901713Abstract: A structure is provided in which the back gate regions are physically separated from one another as opposed to using reversed biased pn junction diodes. In the present disclosure, the back gate regions can be formed first through a buried dielectric material of an extremely thin semiconductor-on-insulator (ETSOI) substrate. After dopant activation, standard device fabrication processes can be performed. A semiconductor base layer portion of the ETSOI substrate can then be removed from the original ETSOI to expose a surface of the back gates.Type: GrantFiled: November 15, 2012Date of Patent: December 2, 2014Assignee: International Business Machines CorporationInventors: Stephen W. Bedell, Bahman Hekmatshoartabari, Ali Khakifirooz, Ghavam G. Shahidi, Davood Shahrjerdi
-
Patent number: 8624355Abstract: A semiconductor device includes an n-type first guard ring layer provided between an emitter layer and a collector layer on a surface side of a base layer, and having a higher n-type impurity concentration than the base layer, and an n-type second guard ring layer provided between the first guard ring layer and a buried layer, connected to the first guard ring layer and the buried layer, and having a higher n-type impurity concentration than the base layer. The first guard ring layer has an n-type impurity concentration profile decreasing toward the second guard ring layer side, and the second guard ring layer has an impurity concentration profile decreasing toward the first guard ring layer side.Type: GrantFiled: June 18, 2012Date of Patent: January 7, 2014Assignee: Kabushiki Kaisha ToshibaInventor: Koji Shirai
-
Patent number: 8492794Abstract: A vertical heterojunction bipolar transistor (HBT) includes doped polysilicon having a doping of a first conductivity type as a wide-gap-emitter with an energy bandgap of about 1.12 eV and doped single crystalline Ge having a doping of the second conductivity type as the base having the energy bandgap of about 0.66 eV. Doped single crystalline Ge having of doping of the first conductivity type is employed as the collector. Because the base and the collector include the same semiconductor material, i.e., Ge, having the same lattice constant, there is no lattice mismatch issue between the collector and the base. Further, because the emitter is polycrystalline and the base is single crystalline, there is no lattice mismatch issue between the base and the emitter.Type: GrantFiled: March 15, 2011Date of Patent: July 23, 2013Assignee: International Business Machines CorporationInventors: Jin Cai, Kevin K. Chan, Wilfried E. Haensch, Tak H. Ning
-
Patent number: 8242605Abstract: In a semiconductor device having an LDMOSFET, a source electrode is at the back surface thereof. Therefore, to reduce electric resistance between a source contact region in the top surface and the source electrode at the back surface, a poly-silicon buried plug is provided which extends from the upper surface into a P+-type substrate through a P-type epitaxial layer, and is heavily doped with boron. Dislocation occurs in a mono-crystalline silicon region around the poly-silicon buried plug to induce a leakage failure. The semiconductor device has a silicon-based plug extending through the boundary surface between first and second semiconductor layers having different impurity concentrations. At least the inside of the plug is a poly-crystalline region. Of the surface of the poly-crystalline region, the portions located on both sides of the foregoing boundary surface in adjacent relation thereto are each covered with a solid-phase epitaxial region.Type: GrantFiled: June 8, 2010Date of Patent: August 14, 2012Assignee: Renesas Electronics CorporationInventors: Hiroyuki Arie, Nobuaki Umemura, Nobuyoshi Hattori, Nobuto Nakanishi, Kimio Hara, Kyoya Nitta, Makoto Ishikawa
-
Patent number: 8013385Abstract: A semiconductor device of the present invention has a first contact and a second contact which are located over a device isolation film so as to be opposed with each other, and have a length in the horizontal direction larger than the height; a first electro-conductive pattern located on the first contact and is formed in at least a single interconnect layer; a second electro-conductive pattern located on the second contact so as to be opposed with the first electro-conductive pattern; and an interconnect formed in an upper interconnect layer which is located above the first electro-conductive pattern and the second electro-conductive pattern, so as to be located in a region above the first electro-conductive pattern and the second electro-conductive pattern.Type: GrantFiled: December 7, 2009Date of Patent: September 6, 2011Assignee: Renesas Electronics CorporationInventors: Masayuki Furumiya, Yasutaka Nakashiba
-
Patent number: 7968970Abstract: A semiconductor device is presented, which includes a semiconductor substrate with a high concentration impurity of a first type conductivity and an epitaxial layer with a low concentration impurity provided on the semiconductor substrate, where a trench coupled to the semiconductor substrate is provided in the epitaxial layer with the low concentration impurity. And the semiconductor device further includes a high concentration impurity region of the first type conductivity having the same type conductivity as the type of the semiconductor substrate formed in at least the epitaxial layer with the low concentration impurity along an inner wall of the trench and coupled to the semiconductor substrate with the high concentration impurity of a first type conductivity, and contacts formed on the high concentration impurity region of the first type conductivity.Type: GrantFiled: May 5, 2009Date of Patent: June 28, 2011Assignee: Renesas Electronics CorporationInventor: Kazuaki Takahashi
-
Patent number: 7776704Abstract: The present invention provides a method of forming a self-aligned heterobipolar transistor (HBT) device in a BiCMOS technology. The method includes forming a raised extrinsic base structure by using an epitaxial growth process in which the growth rate between single crystal silicon and polycrystalline silicon is different and by using a low temperature oxidation process such as a high-pressure oxidation (HIPOX) process to form a self-aligned emitter/extrinsic base HBT structure.Type: GrantFiled: July 30, 2007Date of Patent: August 17, 2010Assignee: International Business Machines CorporationInventors: James S. Dunn, Alvin J. Joseph, Qizhi Liu
-
Patent number: 7629646Abstract: A trench metal oxide semiconductor field effect transistor (MOSFET) with a terraced trench gate. An epitaxial layer with a plurality of trenches is provided and a gate oxide layer is covered the sidewalls and bottoms of the trenches. A polysilicon layer is filled in the trenches, wherein the polysilicon layer is higher than the sidewalls of the trenches to be used as a gate of the MOSFET. A plurality of sources and bodies are formed in the epitaxial layer, and the bodies at both sides of the trenches. An insulating layer is covered on the substrate, wherein a plurality of metal contact windows are provided. Metal plugs are filled in the metal contact windows to form metal connections for the MOSFET.Type: GrantFiled: May 16, 2007Date of Patent: December 8, 2009Assignee: Force MOS Technology Co., Ltd.Inventor: Fwu-Iuan Hshieh
-
Publication number: 20090283861Abstract: A semiconductor device is presented, which includes a semiconductor substrate with a high concentration impurity of a first type conductivity and an epitaxial layer with a low concentration impurity provided on the semiconductor substrate, where a trench coupled to the semiconductor substrate is provided in the epitaxial layer with the low concentration impurity. And the semiconductor device further includes a high concentration impurity region of the first type conductivity having the same type conductivity as the type of the semiconductor substrate formed in at least the epitaxial layer with the low concentration impurity along an inner wall of the trench and coupled to the semiconductor substrate with the high concentration impurity of a first type conductivity, and contacts formed on the high concentration impurity region of the first type conductivity.Type: ApplicationFiled: May 5, 2009Publication date: November 19, 2009Applicant: NEC Electronics CorporationInventor: Kazuaki TAKAHASHI
-
Patent number: 7432581Abstract: An FTI structure is employed in an isolation region making contact in a Y direction with a P-type impurity region serving as a drain region of a PMOS transistor. First, second and third N-type impurity layers serving as body regions are connected to a high potential line via fourth, fifth and sixth N-type impurity layers, respectively, and further via a seventh N-type impurity layer. The fourth to sixth N-type impurity layers are provided between an insulating layer of an SOI substrate and an element isolation insulating film in a PTI region.Type: GrantFiled: January 23, 2006Date of Patent: October 7, 2008Assignee: Renesas Technology Corp.Inventors: Toshiki Kanamoto, Masumi Yoshida, Tetsuya Watanabe, Takashi Ippoushi
-
Patent number: 7265018Abstract: The present invention provides a method of forming a self-aligned heterobipolar transistor (HBT) device in a BiCMOS technology. The method includes forming a raised extrinsic base structure by using an epitaxial growth process in which the growth rate between single crystal silicon and polycrystalline silicon is different and by using a low temperature oxidation process such as a high-pressure oxidation (HIPOX) process to form a self-aligned emitter/extrinsic base HBT structure.Type: GrantFiled: September 21, 2004Date of Patent: September 4, 2007Assignee: International Business Machines CorporationInventors: James S. Dunn, Alvin J. Joseph, Qizhi Liu
-
Patent number: 7067898Abstract: A semiconductor structure having a self-aligned base contact and an emitter, where the base contact is electrically isolated from the emitter by a dielectric layer. The separation between the base contact and the emitter is determined by the thickness of the dielectric layer and the width of the emitter is determined by the minimum resolution provided by the fabrication techniques and tools used to define features within the dielectric layer.Type: GrantFiled: May 25, 2004Date of Patent: June 27, 2006Assignee: HRL Laboratories, LLCInventors: Stephen Thomas, III, Yakov Royter
-
Patent number: 7026690Abstract: The invention includes BIFETRAM devices. Such devices comprise a bipolar transistor in combination with a field effect transistor (FET) in a three-dimensional stacked configuration. The memory devices can be incorporated within semiconductor-on-insulator (SOI) constructions. The base region of the bipolar device can be physically and electrically connected to one of the source/drain regions of the FET to act as a storage node for the memory cell. The semiconductor material of the SOI constructions can comprise Si/Ge, and the active region of the FET can extend into the Si/Ge. The SOI constructions can be formed over any of a number of substrates, including, for example, semiconductive materials, glass, aluminum oxide, silicon dioxide, metals and/or plastics.Type: GrantFiled: February 12, 2003Date of Patent: April 11, 2006Assignee: Micron Technology, Inc.Inventor: Arup Bhattacharyya
-
Patent number: 6962842Abstract: A method of removing a sacrificial emitter feature in a bipolar complementary metal oxide semiconductor (BICMOS) process with a super self-aligned bipolar junction transistor (BJT) is disclosed. According to the new method, a mask layer, such as an oxide deposited using high density plasma (HDP) techniques, is deposited over an extrinsic base layer and over a sacrificial emitter structure. Because of the particular characteristic of the HDP oxide, the deposition of HDP oxide forms a triangular-like structure over the sacrificial emitter structure having a maximum thickness less than the thickness of the HDP oxide over the extrinsic base layer. This facilitates the complete removal of the HDP oxide above the sacrificial emitter layer without the complete removal of the HDP oxide above the extrinsic base layer. This allows the removal of the sacrificial emitter structure while the remaining HDP oxide, serving as a mask, protects the underlying extrinsic base layer.Type: GrantFiled: March 6, 2003Date of Patent: November 8, 2005Assignee: Maxim Integrated Products, Inc.Inventors: Alexander Kalnitsky, Sang H. Park, Viktor Zekeriya, Larry Wang
-
Patent number: 6809353Abstract: According to one exemplary embodiment, a bipolar transistor comprises a base having a top surface. The bipolar transistor further comprises first and second link spacers situated on the top surface of the base. The bipolar transistor further comprises a sacrificial post situated on the top surface of the base between the first and second link spacers. The first and second link spacers may have a height, for example, approximately equal to or, in another embodiment, substantially less than a height of the sacrificial post. According to this exemplary embodiment, the bipolar transistor further comprises a non-sacrificial planarizing layer situated over the sacrificial post, first and second link spacers, and base. The non-sacrificial planarizing layer may comprise, for example, silicate glass. The sacrificial planarizing layer may have a height, for example, approximately equal to or, in another embodiment, greater than greater than a height of the first and second link spacers.Type: GrantFiled: May 21, 2003Date of Patent: October 26, 2004Assignee: Newport Fab, LLCInventors: Amol M Kalburge, Marco Racanelli
-
Patent number: 6808999Abstract: A bipolar transistor has a high performance and high reliability, which are obtained by enhancing a withstanding voltage between an emitter and a base. The bipolar transistor includes a first impurity diffusion layer in a semiconducting substrate, an opening disposed in the first conductive film. A third impurity diffusion layer is formed so as to contain the second diffusion layer and side walls are formed on the side walls of the opening. A fourth impurity diffusion layer in the third impurity diffusion layer is formed in the opening surrounded by the side walls.Type: GrantFiled: January 28, 2002Date of Patent: October 26, 2004Assignee: Sony CorporationInventor: Hiroyuki Miwa
-
Patent number: 6784467Abstract: According to one exemplary embodiment, a bipolar transistor comprises a base having a top surface. The bipolar transistor further comprises a sacrificial post which, in one exemplary embodiment, is situated between first and second link spacers. The bipolar transistor also comprises a conformal layer situated over the sacrificial post. The conformal layer may comprise silicon oxide, for example. According to this exemplary embodiment, the bipolar transistor further comprises a sacrificial planarizing layer situated over the conformal layer, the sacrificial post, and the base. The sacrificial planarizing layer has a first thickness in a first region between the first and second link spacers and a second thickness in a second region outside of the first and second link spacers, where the second thickness is generally greater than the first thickness. Another embodiment is a method that achieves the above-described bipolar transistor.Type: GrantFiled: August 13, 2002Date of Patent: August 31, 2004Assignee: Newport Fab, LLCInventors: Amol M Kalburge, Marco Racanelli
-
Publication number: 20030052387Abstract: A bipolar transistor is provided in which the product of base-collector capacitance and collector resistance can be reduced through a layout optimization, which leads to an improvement of the critical transistor parameters. The bipolar transistor has an emitter formed from a plurality of emitter elements, a plurality of base contacts and a plurality of collector contacts, these elements being provided in a specific arrangement with respect to one another for the formation of the transistor layout. The invention provides for the emitter to have at least one closed emitter configuration, the at least one emitter configuration bounding at least one emitter inner space, which can in turn be divided into a plurality of partial spaces. At least one of the base contacts is arranged in the emitter inner space, while at least one other base contact and the collector contacts are arranged outside the emitter configuration.Type: ApplicationFiled: July 31, 2002Publication date: March 20, 2003Inventors: Josef Boeck, Klaus Aufinger, Markus Zeiler
-
Patent number: 6509625Abstract: A guard ring structure formed around the periphery of a bipolar semiconductor device. A guard region (11) is formed in a substrate (1) of the device so as to extend adjacent a peripheral portion of the device. An insulating layer (3) is formed on the substrate between the peripheral portion of the device and the guard region (11). A polysilicon layer (13) is formed on the insulating layer (3) and covered with a layer of densified dielectic (14). Electrical interconnections are provided between the polysilicon layer (13) and the guard region (11) at spaced apart portions of the device where the guard structure does not need to be protected by the densified dielectric.Type: GrantFiled: May 9, 2001Date of Patent: January 21, 2003Assignee: Zetex PLCInventor: David Neil Casey
-
Patent number: 6433387Abstract: Lateral bipolar transistor, in which a thin diffusion barrier (4) is applied to a base region (10) between an emitter region (9) and a collector region (11), and there is present, on said barrier, a base electrode (8) which is provided for low-resistance supply, is connected to a heavily doped base terminal region and consists of polysilicon, for example, into which dopant is diffused out from said base terminal region.Type: GrantFiled: May 22, 1997Date of Patent: August 13, 2002Assignee: Siemens AktiengesellschaftInventor: Martin Kerber
-
Patent number: 6225679Abstract: A structure for the protection of a high-voltage pad includes a lateral bipolar transistor, an N-type diffusion of which, connected to the pad to be protected, is made in an N-type tub with a zone that extends laterally outside the tub in the base. A P-type implantation is made on the entire substrate outside the N-type tub except in the region in which the zone extends.Type: GrantFiled: July 21, 1999Date of Patent: May 1, 2001Assignee: SGS-Thomson Microelectronics S.A.Inventors: Richard Fournel, Fabrice Marinet
-
Patent number: 6114730Abstract: Prevents deterioration of the element characteristics of the gate voltage tolerance and the like which is caused by the metallic contaminants that are sealed in the element forming region at the time of applying a trench separator in a SOI substrate. Polysilicon 12 is formed on the side walls of the trench 5, and the metallic contaminants within the element forming region are collected in this polysilicon 12.Type: GrantFiled: May 15, 1998Date of Patent: September 5, 2000Assignee: Texas Instruments IncorporatedInventor: Toshiyuki Tani
-
Patent number: 6104080Abstract: The integrated circuit is provided with capacitors for smoothing the supply voltage. The capacitors are disposed below the supply interconnects which supply the integrated circuit with the supply voltage. This enables the integrated circuit to be accommodated on a minimal area.Type: GrantFiled: August 20, 1998Date of Patent: August 15, 2000Assignee: Siemens AktiengesellschaftInventor: Thomas Ehben
-
Patent number: 6078088Abstract: Multi-level semiconductor devices are formed with reduced parasitic capacitance without sacrificing structural integrity or electromigation performance by removing the inter-layer dielectrics and supporting the interconnection system with a rigid lining. Embodiments include depositing a dielectric sealing layer, e.g., silicon oxide, silicon nitride or composite of silicon oxide/silicon nitride, before forming the first metallization level, removing the inter-layer dielectrics after forming the last metallization level, lining the interconnection system with undoped polycrystalline silicon and forming a dielectric protective layer, e.g. a silane derived oxide, on the uppermost metallization level.Type: GrantFiled: January 5, 1999Date of Patent: June 20, 2000Assignee: Advanced Micro Devices, Inc.Inventor: Matthew S. Buynoski
-
Patent number: 6005284Abstract: A bipolar semiconductor device includes an npn transistor using a base outlet electrode in the form of a polycrystalline Si film and one or more other devices using an electrode in the form of a polycrystalline Si film supported on a common p-type Si substrate, the sheet resistance of the polycrystalline Si film forming the base outlet electrode of the npn transistor is decreased to two thirds of the sheet resistance of the polycrystalline Si film forming at least one electrode of at least one other device. The base outlet electrode can be made by first making the polycrystalline Si film on the entire surface of the substrate, then applying selective ion implantation of Si to a selective portion of the polycrystalline Si film for making the base outlet electrode to change it into an amorphous state, and then annealing the product to grow the polycrystalline Si film by solid-phase growth.Type: GrantFiled: May 21, 1997Date of Patent: December 21, 1999Assignee: Sony CorporationInventors: Hirokazu Ejiri, Hiroyuki Miwa, Hiroaki Ammo
-
Patent number: 5994740Abstract: An n.sup.- -type silicon active layer having a thickness of 6 .mu.m or less is formed on a silicon substrate via a silicon oxide film. An npn bipolar transistor with a low withstand voltage and an IGBT with a high withstand voltage are formed in the active layer. The two devices are insulated and isolated from each other through a trench. The bipolar transistor has an n-type well layer formed in the surface of the active layer. A p-type well layer is formed in the surface of the n-type well layer. The thickness of the n-type well layer under the p-type well layer is set to be 1 .mu.m or more. A first n.sup.+ -type diffusion layer is formed in the surface of the n-type well layer. A p.sup.+ -type diffusion layer and a second n.sup.+ -type diffusion layer are formed in the surface of the p-type well layer. The n-type well layer and the first n.sup.+ -type diffusion layer serve as a collector region. The p-type well layer and the p.sup.+ -type diffusion layer serve as a base region. The second n.sup.Type: GrantFiled: November 17, 1997Date of Patent: November 30, 1999Assignee: Kabushiki Kaisha ToshibaInventors: Akio Nakagawa, Yoshihiro Yamaguchi, Tomoko Matsudai
-
Patent number: 5861659Abstract: In a semiconductor device having regions of a vertical pnp bipolar transistor, that is, a collector region composed of a p-type semiconductor region, a base region composed of an n-type semiconductor region and an emitter region composed of a p-type semiconductor region, a metal electrode is connected to the base region with polysilicon doped with impurities being provided therebetween. In another form of a semiconductor device, an n.sup.+ region is provided within a base region of a vertical pnp bipolar transistor while surrounding an emitter region of the transistor.Type: GrantFiled: October 21, 1994Date of Patent: January 19, 1999Assignee: Canon Kabushiki KaishaInventor: Takahiko Okabe
-
Patent number: 5861640Abstract: A mesa bipolar transistor comprising a collector layer formed on a surface of a substrate, a base layer disposed on the substrate so as to be joined to the collector layer, an emitter layer disposed on the base layer is further provided with a sub base layer comprising at least one of a polysilicon layer containing impurities, a metallic silicide, and a diffused layer formed on the surface of the substrate and being disposed under or on the external base region which is a region of the base layer lateral to that under the emitter layer so that the thickness of the external base region is increased to provide high conductivity.Type: GrantFiled: January 17, 1997Date of Patent: January 19, 1999Assignee: Sony CorporationInventor: Takayuki Gomi
-
Patent number: 5856228Abstract: A semiconductor device and a manufacturing method therefor which can simultaneously realize both a reduction in base transit time by a reduction in base width and a reduction in base resistance by a reduction in link base resistance. The semiconductor device is manufactured by the method including the steps of forming a first impurity diffused layer of a first conduction type in a semiconductor substrate; forming a conducting film connected to the first impurity diffused layer; forming a first insulating film on the conducting film; forming a first hole through a laminated film composed of the first insulating film and the conducting film; forming a second impurity diffused layer of the first conduction type in the semiconductor substrate exposed to the first hole; forming a side wall from a second insulating film in the first hole to form a second hole; and forming a third impurity diffused layer of the first conduction type in the semiconductor substrate exposed to the second hole.Type: GrantFiled: November 27, 1996Date of Patent: January 5, 1999Assignee: Sony CorporationInventors: Hiroyuki Miwa, Shigeru Kanematsu, Takayuki Gomi, Hiroaki Anmo, Takashi Noguchi, Katsuyuki Kato, Hirokazu Ejiri, Norikazu Ouchi
-
Patent number: 5818100Abstract: A method, and resulting product, are disclosed for selectively forming polycrystalline silicon over exposed portions of a single crystal silicon substrate. The method includes inhibiting the formation of such polycrystalline silicon over adjacent silicon oxide surfaces; and the resulting product of such a process. The polycrystalline silicon is selectively deposited over the single crystal silicon substrate by first forming a thin layer of a lattice mismatched material over the single crystal silicon surface, and then depositing a layer of polycrystalline silicon over the lattice mismatched material. Preferably, the thin lattice mismatched layer comprises a silicon/germanium (SiGe) alloy.Type: GrantFiled: March 25, 1997Date of Patent: October 6, 1998Assignee: LSI Logic CorporationInventors: Douglas T. Grider, Jon S. Owyang
-
Patent number: 5777375Abstract: A semiconductor device relating to an improvement in an L-PNP transistor in particular is such that, on a semiconductor substrate of a first conductivity type, a base region is formed which has a second conductivity type opposite in conductivity to the first conductivity type. A first conductivity type impurity ion is implanted into the base region to provide at least two first diffusion layers there. The first diffusion layers have a first impurity concentration level and are formed as collector and emitter regions. A polysilicon layer is formed on the first diffusion layer in base region in an overhanging relation to the first diffusion layer and contains the first conductivity type impurity. A second diffusion layer is formed around the collector region and around the emitter region by diffusing an impurity from the polysilicon layer. The collector and emitter regions each are formed as a two-layered structure with their first and second diffusion layers.Type: GrantFiled: November 8, 1996Date of Patent: July 7, 1998Assignee: Kabushiki Kaisha ToshibaInventor: Norihiko Shishido
-
Patent number: 5708287Abstract: An n.sup.- -type silicon active layer having a thickness of 6 .mu.m or less is formed on a silicon substrate via a silicon oxide film. An npn bipolar transistor with a low withstand voltage and an IGBT with a high withstand voltage are formed in the active layer. The two devices are insulated and isolated from each other through a trench. The bipolar transistor has an n-type well layer formed in the surface of the active layer. A p-type well layer is formed in the surface of the n-type well layer. The thickness of the n-type well layer under the p-type well layer is set to be 1 .mu.m or more. A first n.sup.+ -type diffusion layer is formed in the surface of the n-type well layer. A p.sup.+ -type diffusion layer and a second n.sup.+ -type diffusion layer are formed in the surface of the p-type well layer. The n-type well layer and the first n.sup.+ -type diffusion layer serve as a collector region. The p-type well layer and the p.sup.+ -type diffusion layer serve as a base region. The second n.sup.Type: GrantFiled: November 29, 1995Date of Patent: January 13, 1998Assignee: Kabushiki Kaisha ToshibaInventors: Akio Nakagawa, Yoshihiro Yamaguchi, Tomoko Matsudai
-
Patent number: 5592017Abstract: A bipolar transistor (100) and a method for forming the same. A base electrode (114) is separated from the collector region (102) by an insulator layer (110). A doped conductive spacer (115) is formed laterally adjacent the base electrode (114). The conductive spacer (115) comprises a conductive material that is capable of serving as a dopant source for n and p-type dopants and is able to be selectively etched with respect to silicon (e.g., silicon-germanium). Base link-up region (112) is diffused from conductive spacer (115) into the collector region (102). Processing then continues to form an intrinsic base region (108), emitter region (126), and emitter electrode (124).Type: GrantFiled: June 7, 1995Date of Patent: January 7, 1997Assignee: Texas Instruments IncorporatedInventor: F. Scott Johnson
-
Patent number: 5541124Abstract: A semiconductor device and a manufacturing method therefor which can simultaneously realize both a reduction in base transit time by a reduction in base width and a reduction in base resistance by a reduction in link base resistance. The semiconductor device is manufactured by the method including the steps of forming a first impurity diffused layer of a first conduction type in a semiconductor substrate; forming a conducting film connected to the first impurity diffused layer; forming a first insulating film on the conducting film; forming a first hole through a laminated film composed of the first insulating film and the conducting film; forming a second impurity diffused layer of the first conduction type in the semiconductor substrate exposed to the first hole; forming a side wall from a second insulating film in the first hole to form a second hole; and forming a third impurity diffused layer of the first conduction type in the semiconductor substrate exposed to the second hole.Type: GrantFiled: June 7, 1995Date of Patent: July 30, 1996Assignee: Sony CorporationInventors: Hiroyuki Miwa, Shigeru Kanematsu, Takayuki Gomi, Hiroaki Anmo, Takashi Noguchi, Katsuyuki Kato, Hirokazu Ejiri, Norikazu Ouchi
-
Patent number: 5504368Abstract: A superhigh speed vertical transistor having an ultra thin base, a vertical NPN transistor having a reverse direction structure for composing an IIL, and a lateral PNP transistor similarly composing an injector of an IIL are integrated on a P-type silicon substrate. The emitter leading-out part opening of the superhigh speed vertical NPN transistor and the collector leading-out part opening of the vertical NPN transistor having a reverse direction structure are self-aligned to the base leading-out electrode. Since both the superhigh speed vertical NPN transistor having a reverse direction structure and the superhigh speed vertical NPN transistor are self-aligned, the superhigh speed vertical NPN transistor and the IIL device may be integrated on the same chip. In addition, the intrinsic base layer of the vertical NPN transistor having a reverse direction structure is deeper in junction than the base layer of the polysilicon emitter electrode for the superhigh speed NPN transistor of self-aligned type.Type: GrantFiled: February 6, 1995Date of Patent: April 2, 1996Assignee: Matsushita Electric Industrial Co., Ltd.Inventor: Shigeki Sawada
-
Patent number: 5420454Abstract: In a bipolar device, selective epitaxial silicon provides an improved intrinsic-extrinsic base link. A trench physically separates an intrinsic and extrinsic base portion. The trench includes sidewalls having a thin oxide layer formed thereon. The bottom of the trench is exposed during processing. A shallow link between the intrinsic-extrinsic regions of a bipolar transistor base is formed by depositing a heavily boron doped layer of silicon on the exposed portion of the trench. During subsequent processing, including rapid thermal anneal, there is some boron out-diffusion which forms a shallow diffused intrinsic-extrinsic base link.Type: GrantFiled: July 1, 1994Date of Patent: May 30, 1995Inventors: Dietrich W. Vook, Hsin H. Wang
-
Patent number: 5397912Abstract: A lateral bipolar transistor structure (10) formed in a laterally isolated semiconductor device tub (22) of a first conductivity type is provided. First and second trenches are etched in the device tub and filled with doped polysilicon of a second conductivity type to form an emitter (30) and a collector (32). The portion of the tub (22) between the emitter (30) and collector (32) regions forms a base region. This configuration provides high emitter area and minimal device surface area, as well as emitter (30) and collector (32) regions which are interchangeable, greatly easing layout of integrated circuits using the transistor structure (10).Type: GrantFiled: December 2, 1991Date of Patent: March 14, 1995Assignee: Motorola, Inc.Inventor: Lalgudi M. G. Sundaram
-
Patent number: 5387813Abstract: A bipolar transistor is provided in which the base-emitter junctions do not traverse the base but terminate inside the top surface of the base. The transistor has long emitter perimeter available for current flow and more than two emitter sides (e.g., three sides) available for current flow, which allows obtaining a low base resistance, a low emitter resistance, a low collector resistance, a low base-collector capacitance, and a small size.Type: GrantFiled: December 14, 1992Date of Patent: February 7, 1995Assignee: National Semiconductor CorporationInventors: Ali A. Iranmanesh, David E. Bien, Michael J. Grubisich
-
Patent number: 5355015Abstract: A lateral pnp transistor for use in programmable logic arrays. The lateral pnp has a layer of oxide disposed between a polysilicon layer and the base along the base width. The oxide layer prevents diffusion of the N+ dopant contained in the polysilicon layer into the N- base region. The base region thus remains N- and the resulting transistor has improved breakdown voltage characteristics while retaining the speed advantages of polysilicon contact layers. The lateral pnp transistor is manufactured by a method which requires minimal deviation from other methods used to manufacture lateral pnp transistors.Type: GrantFiled: November 27, 1991Date of Patent: October 11, 1994Assignee: National Semiconductor CorporationInventors: Brian McFarlane, Frank Marazita, John E. Readdie
-
Patent number: 5323054Abstract: In a a semiconductor device having a vertical npn transistor, a vertical pnp transistor and an IIL which are integrated on the same substrate, grooves that reach an n.sup.+ -type buried layer 5 serving as an emitter of the IIL and an n.sup.+ -type buried layer 4 serving as a collector of the vertical npn transistor are formed at the same time, and an oxide film 101 is formed only on the sidewall of each groove; in the grooves, n.sup.+ -type polycrystalline silicon films 103 and 102 are formed, which are made to serve as an emitter lead-out portion of the IIL and a collector wall of the vertical npn transistor, respectively; a p-type diffused layer 17 serving as an injector of the IIL and a p-type diffused layer 18 and p.sup.Type: GrantFiled: July 1, 1992Date of Patent: June 21, 1994Assignee: Matsushita Electric Industrial Co., Ltd.Inventors: Akihiro Kanda, Mitsuo Tanaka, Takehiro Hirai, Masahiro Nakatani
-
Patent number: 5323055Abstract: A semiconductor device includes an insulating support layer on which are mounted, in succession, a conductive layer, a buried layer comprising first and second spaced portions and a semiconductor single crystal layer comprising spaced first and second portions respectively supported on the first and second spaced portions of the buried layer, the respective first and second portions having respective, first and second common sidewalls defining respective, first and second peripheries thereof and respectively comprising a transistor region and a collector electrode region. A remaining exposed surface portion of the conductive layer extends between the spaced, opposing portions of the sidewalls of the transistor and collector electrode regions.Type: GrantFiled: August 21, 1991Date of Patent: June 21, 1994Assignee: Fujitsu LimitedInventor: Tatsuya Yamazaki
-
Patent number: 5315151Abstract: A method of fabricating a semiconductor structure, comprising the steps of: providing a monocrystalline semiconductor device region of a first conductivity type; forming a layer of intrinsic monocrystalline semiconductor material over the device region; forming a layer of insulating material over the layer of intrinsic monocrystalline semiconductor material; forming a conductive contact over a portion of the layer of insulating material; forming an aperture extending through the conductive contact, and the layers of insulating material and intrinsic monocrystalline semiconductor material to define an aperture exposing a selected portion of the layer of intrinsic monocrystalline semiconductor material; and forming a layer of semiconductor material of a second conductivity type including a monocrystalline portion disposed epitaxially over the device region portion and a polycrystalline portion extending onto the wall of the conductive contact within the aperture.Type: GrantFiled: February 22, 1993Date of Patent: May 24, 1994Assignee: International Business Machines CorporationInventors: Chang-Ming Hsieh, Louis L. Hsu, Victor J. Silvestri
-
Patent number: 5313090Abstract: A semiconductor device including a semiconductor substrate, first and second bipolar transistors formed at the major surface of the semiconductor substrate, a Schottky-barrier diode formed on a predetermined area of each of the first and second bipolar transistors, a capacitor formed on each of the first and second bipolar transistors, each capacitor including an insulating layer covering a surface of a respective one of the first and second bipolar transistors, a polysilicon layer formed on the insulating layer in a pattern that extends around the predetermined area, a dielectric film formed covering the polysilicon layer, and a conductive film covering the dielectric film.Type: GrantFiled: July 1, 1991Date of Patent: May 17, 1994Assignee: NEC CorporationInventor: Takenori Morikawa
-
Patent number: 5289024Abstract: A bipolar transistor having a base intrinsic region, collector region, and emitter region. The emitter region, collector region, and base intrinsic region each having at least a portion thereof adjacent to an oxide isolation region. The base intrinsic region having a diffusion compensation region therein abutting the oxide isolation region. The diffusion compensation region compensates for the intrinsic concentrations segregating during oxidation, and also compensates for oxide charge contribution to the base region. The additional dopant in the compensation region results in only a small increase in the desired BJT performance and adds minimal complexity in manufacturing. The invention results in the controlled placement of dopants near the "birds's beak" between the emitter and base providing I.sub.CEO leakage current reduction at the emitter edge without affecting the bulk of the active intrinsic base.Type: GrantFiled: April 7, 1993Date of Patent: February 22, 1994Assignee: National Semiconductor CorporationInventor: George E. Ganschow
-
Patent number: 5192992Abstract: A BICMOS device and manufacturing method wherein the gates of PMOS and NMOS transistors are formed by forming a first polysilicon layer which is not implanted by an impurity and forming a second polysilicon layer on the first polysilicon layer which is impurity implanted, so that the impurity doped in the second polysilicon layer is prevented from diffusing into the channel region and the voltage characteristic is prevented from changing. Emitter regions of vertical PNP and NPN bipolar transistors are self-aligned in a small chip area, and thereby the performance of the BICMOS device is improved due to the stable threshold voltage characteristic of the PMOS and NMOS transistors and high density is achieved together with improved operation speed clue to the self-alignment formation of the emitter region of the vertical PNP and NPN bipolar transistors.Type: GrantFiled: November 18, 1991Date of Patent: March 9, 1993Assignee: Samsung Electronics Co., Ltd.Inventors: Myung S. Kim, Jong G. Kim, Hyun S. Kim