Interdigitated Pn Junction Or More Heavily Doped Side Of Junction Is Concave Patents (Class 257/654)
-
Patent number: 10903373Abstract: The present invention is directed to a chip diode with a Zener voltage Vz of 4.0 V to 5.5 V, including a semiconductor substrate having a resistivity of 3 m?·cm to 5 m?·cm and a diffusion layer formed on a surface of the semiconductor substrate and defining a diode junction region with the semiconductor substrate therebetween, in which the diffusion layer has a depth of 0.01 ?m to 0.2 ?m from the surface of the semiconductor substrate.Type: GrantFiled: April 14, 2017Date of Patent: January 26, 2021Assignee: ROHM CO., LTD.Inventor: Hiroki Yamamoto
-
Patent number: 9972672Abstract: A resistor structure is provided that contains curved resistor elements. The resistor structure is embedded within an interconnect dielectric material and the resistivity of an electrical conducting resistive material of the resistor structure can be tuned to a desired resistivity during the manufacturing of the resistor structure. Notably, an electrical conducting metallic structure having a concave outermost surface is provided in a dielectric material layer. A doped metallic insulator layer is formed on the concave outermost surface of the metallic structure. A controlled surface treatment process is then performed to an upper portion of the doped metallic insulator layer to convert the upper portion of the doped metallic insulator layer into an electrical conducting resistive material. An interconnect dielectric material can then be formed to embed the entirety of the remaining doped metallic insulator layer and the electrical conducting resistive material.Type: GrantFiled: January 11, 2017Date of Patent: May 15, 2018Assignee: International Business Machines CorporationInventors: Daniel C. Edelstein, Chih-Chao Yang
-
Patent number: 9812404Abstract: The disclosure generally relates to semiconductor structures and, more particularly, to electrical connections used with crackstop structures and methods of manufacture. The structure includes: a conductive material; a dielectric material formed over the conductive material; a non-corrosive conductive material in at least one opening of the dielectric material and in direct contact with the conductive material; a crackstop structure formed over the dielectric material; and at least one of wiring layer in contact with the non-corrosive conductive material.Type: GrantFiled: December 30, 2015Date of Patent: November 7, 2017Assignee: GLOBALFOUNDRIES INCInventors: Michael J. Shapiro, John A. Fitzsimmons, Natalia Borjemscaia
-
Patent number: 9281211Abstract: An interconnect structure includes a first dielectric material having an undercut region located at an upper surface thereof. A first conductive structure is located above a first area of the undercut region. The first conductive structure comprises a first conductive metal portion having a diffusion barrier portion located on one sidewall surface of the first conductive metal portion and having a metal liner located on another sidewall surface and a bottom surface of the first conductive metal portion. A second conductive structure is located above a second area of the undercut region. The second conductive structure comprises a second conductive material portion having a diffusion barrier portion located on one sidewall surface of the second conductive material portion and having a metal liner located on another sidewall surface and a bottom surface of the second conductive metal portion. A gap is located between the first and second conductive structures.Type: GrantFiled: February 10, 2014Date of Patent: March 8, 2016Assignee: International Business Machines CorporationInventors: Chih-Chao Yang, Stephan A. Cohen, Eric G. Liniger
-
Patent number: 9006863Abstract: A diode string voltage adapter includes diodes formed in a substrate of a first conductive type. Each diode includes a deep well region of a second conductive type formed in the substrate. A first well region of the first conductive type formed on the deep well region. A first heavily doped region of the first conductive type formed on the first well region. A second heavily doped region of the second conductive type formed on the first well region. The diodes are serially coupled to each other. A first heavily doped region of a beginning diode is coupled to a first voltage. A second heavily doped region of each diode is coupled to a first heavily doped region of a next diode. A second heavily doped region of an ending diode provides a second voltage. The deep well region is configured to be electrically floated.Type: GrantFiled: December 23, 2011Date of Patent: April 14, 2015Assignee: Taiwan Semiconductor Manufacturing Company, Ltd.Inventors: Chung-Peng Hsieh, Jaw-Juinn Horng
-
Patent number: 9000479Abstract: According to one embodiment, a semiconductor device includes a base layer, a second conductivity type semiconductor layer, a first insulating film, and a first electrode. The first insulating film is provided on an inner wall of a plurality of first trenches extending from a surface of the second conductivity type semiconductor layer toward the base layer side, but not reaching the base layer. The first electrode is provided in the first trench via the first insulating film, and provided in contact with a surface of the second conductivity type semiconductor layer. The second conductivity type semiconductor layer includes a first second conductivity type region, and a second second conductivity type region. The first second conductivity type region is provided between the first trenches. The second second conductivity type region is provided between the first second conductivity type region and the base layer, and between a bottom part of the first trench and the base layer.Type: GrantFiled: March 12, 2014Date of Patent: April 7, 2015Assignee: Kabushiki Kaisha ToshibaInventor: Mitsuhiko Kitagawa
-
Publication number: 20150061089Abstract: A vertical semiconductor device has a semiconductor body with a first surface and a second surface substantially parallel to the first surface. A first metallization is arranged on the first surface. A second metallization is arranged on the second surface. In a sectional plane perpendicular to the first surface, the semiconductor body includes an n-doped first semiconductor region in ohmic contact with the second metallization, a plurality of p-doped second semiconductor regions in ohmic contact with the first metallization, and a plurality of p-doped embedded semiconductor regions. The p-doped second semiconductor regions substantially extend to the first surface, are spaced apart from one another and form respective first pn-junctions with the first semiconductor region.Type: ApplicationFiled: August 29, 2013Publication date: March 5, 2015Inventors: Ralf Siemieniec, Jens Peter Konrath
-
Patent number: 8829640Abstract: This invention discloses a semiconductor power device disposed in a semiconductor substrate and having an active cell area and an edge termination area the edge termination area wherein the edge termination area comprises a superjunction structure having doped semiconductor columns of alternating conductivity types with a charge imbalance between the doped semiconductor columns to generate a saddle junction electric field in the edge termination.Type: GrantFiled: March 29, 2011Date of Patent: September 9, 2014Assignee: Alpha and Omega Semiconductor IncorporatedInventors: Madhur Bobde, Lingpeng Guan, Anup Bhalla, Hamza Yilmaz
-
Patent number: 8729658Abstract: Integrated circuit devices include a semiconductor substrate having a plurality of trench isolation regions therein that define respective semiconductor active regions therebetween. A trench is provided in the semiconductor substrate. The trench has first and second opposing sidewalls that define opposing interfaces with a first trench isolation region and a first active region, respectively. A first electrical interconnect is provided at a bottom of the trench. An electrically insulating capping pattern is provided, which extends between the first electrical interconnect and a top of the trench. An interconnect insulating layer is also provided, which lines the first and second sidewalls and bottom of the trench. The interconnect insulating layer extends between the first electrical interconnect and the first active region. A recess is provided in the first active region. The recess has a sidewall that defines an interface with the interconnect insulating layer.Type: GrantFiled: March 7, 2013Date of Patent: May 20, 2014Assignee: Samsung Electronics Co., Ltd.Inventors: Bong-Soo Kim, Kwang-Youl Chun, Sang-Bin Ahn
-
Patent number: 8723182Abstract: A semiconductor device includes TFTs designed in accordance with characteristics of circuits. In a first structure of the invention, the TFT is formed by using a crystalline silicon film made of a unique crystal structure body. The crystal structure body has a structure in which rod-like or flattened rod-like crystals grow in a direction parallel to each other. In a second structure of the invention, growth distances of lateral growth regions are made different from each other in accordance with channel lengths, of the TFTs. By this, characteristics of TFTs formed in one lateral growth region can be made as uniform as possible.Type: GrantFiled: May 2, 2012Date of Patent: May 13, 2014Assignee: Semiconductor Energy Laboratory Co., Ltd.Inventors: Shunpei Yamazaki, Hisashi Ohtani
-
Patent number: 8710542Abstract: A semiconductor device includes a base layer, a second conductivity type semiconductor layer, a first insulating film, and a first electrode. The first insulating film is provided on an inner wall of a plurality of first trenches extending from a surface of the second conductivity type semiconductor layer toward the base layer side, but not reaching the base layer. The first electrode is provided in the first trench via the first insulating film, and provided in contact with a surface of the second conductivity type semiconductor layer. The second conductivity type semiconductor layer includes first and second regions. The first region is provided between the first trenches. The second region is provided between the first second conductivity type region and the base layer, and between a bottom part of the first trench and the base layer. The second region has less second conductivity type impurities than the first region.Type: GrantFiled: September 21, 2011Date of Patent: April 29, 2014Assignee: Kabushiki Kaisha TosibaInventor: Mitsuhiko Kitagawa
-
Patent number: 8710633Abstract: The present invention discloses a semiconductor overlapped PN structure and manufacturing method thereof. The method includes: providing a substrate; providing a first mask to define a P (or N) type well and at least one overlapped region in the substrate; implanting P (or N) type impurities into the P (or N) type well and the at least one overlapped region; providing a second mask having at least one opening to define an N (or P) type well in the substrate, and to define at least one dual-implanted region in the at least one overlapped region; implanting N (or P) type impurities into the N (or P) type well and the at least one dual-implanted region such that the at least one dual-implanted region has P type and N type impurities.Type: GrantFiled: April 16, 2013Date of Patent: April 29, 2014Assignee: Richtek Technology CorporationInventors: Tsung-Yi Huang, Chien-Hao Huang, Ying-Shiou Lin
-
Publication number: 20140035111Abstract: A layout configuration for a memory cell array includes at least a comb-like doped region having a first conductivity type and a fishbone-shaped doped region having a second conductivity type. The second conductivity type and the first conductivity type are complementary. Furthermore, the comb-like doped region and the fishbone-shaped doped region are interdigitated.Type: ApplicationFiled: October 25, 2013Publication date: February 6, 2014Applicant: UNITED MICROELECTRONICS CORP.Inventors: Meng-Ping Chuang, Yu-Tse Kuo, Chia-Chun Sun, Yun-San Huang
-
Patent number: 8405185Abstract: Integrated circuit devices include a semiconductor substrate having a plurality of trench isolation regions therein that define respective semiconductor active regions therebetween. A trench is provided in the semiconductor substrate. The trench has first and second opposing sidewalls that define opposing interfaces with a first trench isolation region and a first active region, respectively. A first electrical interconnect is provided at a bottom of the trench. An electrically insulating capping pattern is provided, which extends between the first electrical interconnect and a top of the trench. An interconnect insulating layer is also provided, which lines the first and second sidewalls and bottom of the trench. The interconnect insulating layer extends between the first electrical interconnect and the first active region. A recess is provided in the first active region. The recess has a sidewall that defines an interface with the interconnect insulating layer.Type: GrantFiled: November 12, 2010Date of Patent: March 26, 2013Assignee: Samsung Electronics, Co., Ltd.Inventors: Bong-Soo Kim, Kwang-Youl Chun, Sang-Bin Ahn
-
Patent number: 8242585Abstract: The present invention provides a semiconductor device formed over an insulating substrate, typically a semiconductor device having a structure in which mounting strength to a wiring board can be increased in an optical sensor, a solar battery, or a circuit using a TFT, and which can make it mount on a wiring board with high density, and further a method for manufacturing the same. According to the present invention, in a semiconductor device, a semiconductor element is formed on an insulating substrate, a concave portion is formed on a side face of the semiconductor device, and a conductive film electrically connected to the semiconductor element is formed in the concave portion.Type: GrantFiled: December 10, 2010Date of Patent: August 14, 2012Assignee: Semiconductor Energy Laboratory Co., Ltd.Inventors: Kazuo Nishi, Hiroki Adachi, Junya Maruyama, Naoto Kusumoto, Yuusuke Sugawara, Tomoyuki Aoki, Eiji Sugiyama, Hironobu Takahashi
-
Patent number: 7893491Abstract: Embodiments of semiconductor structures are provided for a semiconductor device employing a superjunction structure. The device includes interleaved regions of first and second semiconductor materials of, respectively, first and second conductivity types and first and second mobilities. The second conductivity type is opposite the first conductivity type and the second mobility exceeds the first mobility for a first carrier type. The first and second semiconductor materials are separated by substantially parallel PN junctions and form a superjunction structure. The device also includes electrical contacts coupled to the first and second materials so that, in response to applied signals, a principal current of the first carrier type flows through the second material.Type: GrantFiled: January 20, 2009Date of Patent: February 22, 2011Assignee: Freescale Semiconductor, Inc.Inventor: Edouard D. deFresart
-
Patent number: 7880201Abstract: The present invention is a method and an apparatus for optical modulation, for example for use in optical communications links. In one embodiment, an apparatus for optical modulation includes a first silicon layer having one or more trenches formed therein, a dielectric layer lining the first silicon layer, and a second silicon layer disposed on the dielectric layer and filling the trenches.Type: GrantFiled: November 9, 2006Date of Patent: February 1, 2011Assignee: International Business Machines CorporationInventors: Yurii A. Vlasov, Fengnian Xia
-
Patent number: 7781803Abstract: A semiconductor memory device comprising: a support substrate; an insulating film formed on the support substrate; a semiconductor film formed on the insulating film; a gate insulating film formed on the semiconductor film; a gate electrode film formed on the gate insulating film; and a source region and a drain region formed in the semiconductor film so as to sandwich the gate insulating film in a gate length direction, the source and drain regions contacting the insulating film at the bottom surface, and the semiconductor memory device storing data corresponding to the amount of charges accumulated in the semiconductor film surrounded by the insulating film, the gate insulating film, and the source and drain regions and electrically floated, wherein a border length between the source region and the gate insulating film contiguous to each other is different from a border length between the drain region and the gate insulating film to each other.Type: GrantFiled: December 19, 2008Date of Patent: August 24, 2010Assignee: Kabushiki Kaisha ToshibaInventors: Jun Nishimura, Yoshiaki Asao
-
Patent number: 7772101Abstract: A phase-change memory device and a fabrication method thereof, capable of reducing driving current while minimizing a size of a contact hole used for forming a PN diode in the phase-change memory device that employs the PN diode. The method of fabricating the phase-change memory device includes the steps of preparing a semiconductor substrate having a junction area formed with a dielectric layer, forming an interlayer dielectric layer having etching selectivity lower than that of the dielectric layer over an entire structure, and forming a contact hole by removing predetermined portions of the interlayer dielectric layer and the dielectric layer. The contact area between the PN diode and the semiconductor substrate is increased so that interfacial resistance is reduced.Type: GrantFiled: June 25, 2008Date of Patent: August 10, 2010Assignee: Hynix Semiconductor Inc.Inventors: Su-Jin Chae, Keum-Bum Lee, Min-Yong Lee
-
Patent number: 7759769Abstract: A semiconductor structure of a high side driver includes an ion-doped junction. The ion-doped junction includes a substrate and a deep well. The deep well is formed in the substrate and has a first concave structure. The ion-doped junction includes a semiconductor region connected to the first concave structure of the deep well and having substantially the same ion-doping concentration as the substrate.Type: GrantFiled: July 20, 2006Date of Patent: July 20, 2010Assignee: System General Corp.Inventors: Chiu-Chih Chiang, Chih-Feng Huang
-
Patent number: 7589393Abstract: A semiconductor structure of a high side driver includes an ion-doped junction. The ion-doped junction includes a substrate, a first deep well and a second deep well, a first heavy ion-doped region and a second heavy ion-doped region. The first deep well and second deep well are formed in the substrate, which are separated but partially linked with each other, and the first deep well and the second deep well have the same ion-doped type. The first heavy ion-doped region is formed in the first deep well for connecting to a first high voltage, and the first heavy ion-doped region has the same ion-doped type as the first deep well. The second heavy ion-doped region is formed in the second deep well for connecting to a second high voltage, and the second heavy ion-doped region has the same ion-doped type as the first deep well.Type: GrantFiled: July 25, 2006Date of Patent: September 15, 2009Assignee: System General CorporationInventors: Chiu-Chih Chiang, Chih-Feng Huang
-
Patent number: 7582922Abstract: A semiconductor device is disclosed. One embodiment provides a top surface. A first lateral semiconductor region is arranged adjacent to the top surface and includes a transistor structure. The transistor structure includes a drain zone of a first conductivity type. A second lateral semiconductor region is arranged below the first semiconductor region and includes a junction field-effect transistor structure. The junction field-effect transistor structure includes a source zone of the first conductivity type which is electrically connected to the drain zone of the transistor structure.Type: GrantFiled: November 26, 2007Date of Patent: September 1, 2009Assignee: Infineon Technologies Austria AGInventor: Wolfgang Werner
-
Patent number: 7449749Abstract: Formed on an insulator (9) are an N? type semiconductor layer (10) having a partial isolator formed on its surface and a P? type semiconductor layer (20) having a partial isolator formed on its surface. Source/drain (11, 12) being P+ type semiconductor layers are provided on the semiconductor layer (10) to form a PMOS transistor (1). Source/drain (21, 22) being N+ type semiconductor layers are provided on the semiconductor layer (20) to form an NMOS transistor (2). A pn junction (J5) formed by the semiconductor layers (10, 20) is provided in a CMOS transistor (100) made up of the transistors (1, 2). The pn junction (J5) is positioned separately from the partial isolators (41, 42), where the crystal defect is thus very small. Therefore, the leakage current is very low at the pn junction (J5).Type: GrantFiled: June 8, 2006Date of Patent: November 11, 2008Assignee: Renesas Technology Corp.Inventors: Takashi Ipposhi, Toshiaki Iwamatsu
-
Patent number: 7268040Abstract: Disclosed herein is a method of manufacturing a flash memory device.Type: GrantFiled: April 8, 2005Date of Patent: September 11, 2007Assignee: Hynix Semiconductor Inc.Inventor: Keon Soo Shim
-
Patent number: 7078767Abstract: Formed on an insulator (9) are an N? type semiconductor layer (10) having a partial isolator formed on its surface and a P? type semiconductor layer (20) having a partial isolator formed on its surface. Source/drain (11, 12) being P+ type semiconductor layers are provided on the semiconductor layer (10) to form a PMOS transistor (1). Source/drain (21, 22) being N+ type semiconductor layers are provided on the semiconductor layer (20) to form an NMOS transistor (2). A pn junction (J5) formed by the semiconductor layers (10, 20) is provided in a CMOS transistor (100) made up of the transistors (1, 2). The pn junction (J5) is positioned separately from the partial isolators (41, 42), where the crystal defect is thus very small. Therefore, the leakage current is very low at the pn junction (J5).Type: GrantFiled: November 17, 2003Date of Patent: July 18, 2006Assignee: Renesas Technology Corp.Inventors: Takashi Ipposhi, Toshiaki Iwamatsu
-
Patent number: 6943383Abstract: A PN junction diode has a substrate 1 of a first conductivity type, and first and second stripe diffusion regions 2, 3 which are the first conductivity type and second conductivity type, respectively. The stripe diffusion regions are alternately arranged at a regular interval in a surface layer of the semiconductor substrate. The diode further includes first and second stripe electrodes 7a, 7b connected to the first and second diffusion regions along the longitudinal sides thereof, respectively. The diode further includes a third electrode 7b? which covers through an insulation film 5, 5? the neighboring ends of the first and second diffusion regions and of which a potential is equalized to that of the second electrode 7b having a different conductivity type from the substrate.Type: GrantFiled: July 28, 2003Date of Patent: September 13, 2005Assignee: Denso CorporationInventors: Ruichiro Abe, Kenji Kouno
-
Publication number: 20040099929Abstract: A semiconductor system (200), particularly a diode, having a p-n junction is proposed, that is formed as a chip having an edge area, which includes a first layer (2) of a first conductivity type and a second layer (1, 3) of a second conductivity type; the second layer (1, 3) including at least two sublayers (1, 3); both sublayers (1, 3) forming a p-n junction with the first layer (2); the p-n junction of the first layer (2) with the first sublayer (3) being provided exclusively in the interior of the chip, and the p-n junction between the first layer (2) and the second sublayer (1) being provided in the edge area of the chip; for each cross-section of the chip area parallel to the chip plane, the first sublayer (3) corresponding only to a part of such a cross-section.Type: ApplicationFiled: December 23, 2003Publication date: May 27, 2004Inventor: Alfred Goerlach
-
Patent number: 6720595Abstract: A method and structure for a photodiode array comprising a plurality of photodiode cores, light sensing sidewalls along an exterior of the cores, logic circuitry above the cores, trenches separating the cores, and a transparent material in the trenches is disclosed. With the invention, the sidewalls are perpendicular to the surface of the photodiode that receives incident light. The light sensing sidewalls comprise a junction region that causes electron transfer when struck with light. The sidewalls comprise four vertical sidewalls around each island core. The logic circuitry blocks light from the core so light is primarily only sensed by the sidewalls.Type: GrantFiled: August 6, 2001Date of Patent: April 13, 2004Assignee: International Business Machines CorporationInventors: Lawrence A. Clevenger, Louis L. Hsu, Carl J. Radens, Li-Kong Wang, Kwong Hon Wong
-
Patent number: 6707105Abstract: Formed on an insulator (9) are an N− type semiconductor layer (10) having a partial isolator formed on its surface and a P− type semiconductor layer (20) having a partial isolator formed on its surface. Source/drain (11, 12) being P+ type semiconductor layers are provided on the semiconductor layer (10) to form a PMOS transistor (1). Source/drain (21, 22) being N+ type semiconductor layers are provided on the semiconductor layer (20) to form an NMOS transistor (2). A pn junction (J5) formed by the semiconductor layers (10, 20) is provided in a CMOS transistor (100) made up of the transistors (1, 2). The pn junction (J5) is positioned separately from the partial isolators (41, 42), where the crystal defect is thus very small. Therefore, the leakage current is very low at the pn junction (J5).Type: GrantFiled: March 22, 2001Date of Patent: March 16, 2004Assignee: Renesas Technology Corp.Inventors: Takashi Ipposhi, Toshiaki Iwamatsu
-
Publication number: 20040021206Abstract: The invention relates to a process of forming a compact bipolarjunction transistor (BJT) that includes forming a self-aligned collector tap adjacent the emitter stack and an isolation structure. A base layer is formed from epitaxial silicon that is disposed in the substrate.Type: ApplicationFiled: July 31, 2003Publication date: February 5, 2004Inventors: Shahriar Ahmed, Mark Bohr, Stephen Chambers, Richard Green
-
Patent number: 6559481Abstract: A semiconductor device such as an IGBT, for realizing measurement precision for forward voltage effect characteristics using a relatively small current. It includes a second conductivity type of first anode region formed to partially constitute the upper surface of a first conductivity type of semiconductor substrate and having an anode electrode formed on its upper surface, a second anode region formed within said first anode region, and an anode electrode formed on said second anode region. The second anode region is electrically isolated from the first anode region, and the anode electrode formed on the upper surface of the second anode region is independent of the anode electrode formed on the upper surface of the first anode region. In such semiconductor device having said second anode region, even though a small force current, measurement can be performed at a current density which is equal to or close to a rated current.Type: GrantFiled: February 15, 2002Date of Patent: May 6, 2003Assignee: Mitsubishi Denki Kabushiki KaishaInventors: Kazushige Matsuo, Eisuke Suekawa, Kouichi Mochizuki
-
Patent number: 6518604Abstract: A diode for improved electrostatic discharge (ESD) protection against current failure includes a plurality of elongate anode and cathode conductor stripes each having first and second end portions of different widths to reduce current densities at feeder bus tie points, thereby reducing the possibility of current failure.Type: GrantFiled: September 21, 2000Date of Patent: February 11, 2003Assignee: Conexant Systems, Inc.Inventors: Eugene R. Worley, Mishel Matloubian
-
Patent number: 6476495Abstract: A semiconductor chip 10 is provided to form a large number of cells constituting transistor units arranged on a planar and rectangular semiconductor substrate. On the front surface of the semiconductor chip 10, an emitter electrode 1 to be connected to an emitter and a base electrode 2 to be connected to an base are formed and electrode pads 1a and 2a of the emitter electrode 1 and the base electrode 2 are formed on opposite long sides of the rectangular substrate. On the rear surface of the semiconductor chip 10, a collector electrode 3 to be connected to a collector is formed. The semiconductor chip 10 is bonded to a rectangular island 6a at the tip of a third lead 6. A first lead 4 and a second lead 5 are directly connected to the emitter electrode pad 1a and base electrode pad 2a, respectively.Type: GrantFiled: December 27, 2001Date of Patent: November 5, 2002Assignee: Rohm Co., Ltd.Inventor: Takahiko Konishi
-
Patent number: 6433429Abstract: Interconnections including copper conductor lines, vias and Damascene lines comprise an insulator or dielectric having openings therein, a first adhesion promoting conductive barrier liner material on the walls and base of the opening, a first conductive layer on the first adhesion material layer, the first conductive layer having a predetermined cross-sectional area and having electromigration resistance, a second adhesion promoting/conductive barrier layer on the first conductive layer and a soft low resistant metal such as copper filling the remainder of the opening forming the line or via. These interconnections have enhanced operating and electromigration life particularly if copper is missing or partially missing in the copper interconnections due to the copper deposition process.Type: GrantFiled: September 1, 1999Date of Patent: August 13, 2002Assignee: International Business Machines CorporationInventor: Anthony K. Stamper
-
Patent number: 6310383Abstract: A plurality of n-type bar-shaped devices (51) consisting of an n-type thermoelectric semiconductor and a plurality of p-type bar-shaped devices (52) consisting of a p-type thermoelectric semiconductor are regularly disposed or fixed through an insulating layer (50) to form a thermoelectric device block (53). End portions of the n-type bar shaped device (51) and the p-type bar-shaped device (52) are connected with an interconnection conductor (58a) on an upper surface (53a) and a lower surface (53b), which will be interconnecting end faces of the thermoelectric device block (53), to form a plurality of thermocouples connected in series.Type: GrantFiled: March 30, 1999Date of Patent: October 30, 2001Assignee: Citizen Watch Co., Ltd.Inventors: Shigeru Watanabe, Yumiko Sakamaki
-
Patent number: 6160306Abstract: A semiconductor diode device having the characteristic of soft recovery and a method for manufacturing the same. A first N+ layer contacts with a cathode electrode. An N- epitaxial layer is formed on the first N+ layer. A P- layer is formed to have an undulating junction with the N- epitaxial layer. A second N+ layer is embedded in the P- layer. An anode electrode is attached to the P- layer, wherein the anode contact to the P- layer includes the second N+ layer. A channel stop region and insulating layer are also added to the structure.Type: GrantFiled: May 18, 1999Date of Patent: December 12, 2000Assignee: Samsung Electronics Co., Ltd.Inventors: Nam-jin Kim, Ho-hyun Kim
-
Patent number: 6147372Abstract: Device layouts are described which increase the photon current of a metal oxide semiconductor image sensor. The metal oxide semiconductor can be NMOS, PMOS, or CMOS. The key part of the photon current of the image sensors comes from the depletion region at the PN junction between the drain region and the substrate material. The layouts used significantly increase the area of this depletion region illuminated by a stream of photons. The layouts have a drain region which takes the shape of a number of parallel fingers perpendicular to the gate electrode, a number of parallel fingers parallel to the gate electrode, or a spiral. The drain regions of these layouts significantly increase the area of the drain depletion region illuminated by a stream of electrons.Type: GrantFiled: February 8, 1999Date of Patent: November 14, 2000Assignee: Taiwan Semiconductor Manufacturing CompanyInventors: Hua-Yu Yang, Chih-Heng Shen, Wen-Cheng Chang
-
Patent number: 6097063Abstract: A semiconductor device has a drift region in which a drift current flows if it is in the ON mode and which is depleted if it is in the OFF mode. The drift region is formed as a structure having a plurality of first conductive type divided drift regions and a plurality of second conductive type compartment regions in which each of the compartment regions is positioned among the adjacent drift regions in parallel to make p-n junctions, respectively.Type: GrantFiled: January 21, 1997Date of Patent: August 1, 2000Assignee: Fuji Electric Co., Ltd.Inventor: Tatsuhiko Fujihira
-
Patent number: 6015991Abstract: Disclosed is an asymmetric field effect transistor which comprises a first region serving as source, a second region serving as drain, a thin gate oxide and a gate electrode. The gate electrode is asymmetric and one of its sidewalls is sloped. The second region extends underneath said sloped sidewall. The part of said second region which extends underneath said gate electrode is less doped than the remaining part of said second region. Furthermore, said second region has a sloped junction edge underneath said gate electrode.Type: GrantFiled: March 12, 1997Date of Patent: January 18, 2000Assignee: International Business Machines CorporationInventors: Donald C. Wheeler, Jeffrey P. Gambino, Louis L. Hsu, Jack A. Mandelman, Rebecca D. Mih
-
Patent number: 5899714Abstract: Integrated circuits suitable for high-performance applications, especially mixed signal products that have analog and digital sections, are fabricated from a semiconductor structure in which lower buried regions of opposite conductivity types are situated along a lower semiconductor interface between a semiconductive substrate and an overlying lower semiconductive layer. An upper buried region of a selected conductivity type is situated along an upper semiconductor interface between the lower semiconductive layer and an overlying upper semiconductive layer. Another upper buried region of opposite conductivity type to the first-mentioned upper buried region is preferably situated along the upper semiconductor interface. The upper semiconductive layer contains P-type and N-type device regions in which transistor zones are situated. The semiconductor structure is configured so that at least one of each of the P-type and N-type device regions is electrically isolated from the substrate.Type: GrantFiled: June 6, 1995Date of Patent: May 4, 1999Assignee: National Semiconductor CorporationInventors: Douglas R. Farrenkopf, Richard B. Merrill, Samar Saha, Kevin E. Brehmer, Kamesh Gadepally, Philip J. Cacharelis
-
Patent number: 5894164Abstract: A lateral IGBT has a n-source layer and a p-contact layer both in contact with a source electrode. The source layer has a trunk adjacent to a channel region under a gate electrode, and a plurality of branches extending from its trunk to the source electrode to be in contact with the source electrode. The contact layer has a trunk in contact with the source electrode, and a plurality of branches extending from its trunk to the source layer trunk The source layer branches and the contact layer branches have shapes complementary with each other and are alternately arranged. The source layer trunk has a width La in an X direction (channel direction), which satisfies a condition, 0.5 .mu.m<La<2 .mu.m.Type: GrantFiled: September 11, 1997Date of Patent: April 13, 1999Assignee: Kabushiki Kaisha ToshibaInventors: Hideyuki Funaki, Akio Nakagawa, Norio Yasuhara, Yoshinori Terazaki
-
Patent number: 5850093Abstract: The flash device is a field effect single cell device. The flash device has the source laying under the gate. The variance of gate voltage has the direct capacitor coupling and current injecting effects with the source to speed up the response of circuit. Furthermore, the process of the flash device is comparable with the CMOS device. It is an ideal device for the output buffer which has the anti-ground-bounce and anti-power-droop capabilities. The single cell technology is applied to the single cell active pixel to integrate four different components into one cell. The versatile operation is applied to have the super-flash EEPROM.Type: GrantFiled: July 14, 1997Date of Patent: December 15, 1998Inventors: Huang Chang Tarng, Min Ming Tarng
-
Patent number: 5773858Abstract: A power diode includes at least one semiconductor body having an inner zone f a first conductivity type and a given doping level, a cathode zone of the first conductivity type and a doping level higher than the given doping level, and an anode zone of a second conductivity type opposite the first conductivity type and a doping level higher than the given doping level. The inner zone has at least a first region with a first predetermined thickness being dimensioned for a required blocking voltage and a second region with a second thickness being greater than the first predetermined thickness by at least a factor of 1.4. The area and/or the minority carrier life of first and second partial diodes is dimensioned for causing a current flowing through the first partial diode in a conductive phase to be greater than a current flowing through the second partial diode by at least a factor of 2.Type: GrantFiled: January 19, 1993Date of Patent: June 30, 1998Assignee: Eupec Europaeische Gesellschaft fuer Leistungshalbleiter mbH & Co. KG.Inventors: Heinrich Schlangenotto, Karl-Heinz Sommer, Franz Kaussen
-
Patent number: 5716880Abstract: A method for forming a diode for use within an integrated circuit, and a diode formed through the method. There is first provided a semiconductor substrate. There is then formed over the semiconductor substrate a dielectric layer. There is then formed upon the dielectric layer a first polysilicon layer, where the first polysilicon layer has a first dopant polarity and a first dopant concentration. There is then formed at least in part overlapping and at least in part in contact with the first polysilicon layer a second polysilicon layer. The second polysilicon layer has a second dopant polarity and a second dopant concentration, where the second dopant polarity is opposite to the first dopant polarity. A first portion of the second polysilicon layer overlapping and in contact within a first portion of the first polysilicon layer forms a junction diode.Type: GrantFiled: February 20, 1997Date of Patent: February 10, 1998Assignee: Chartered Semiconductor Manufacturing Pte Ltd.Inventor: Purakh Raj Verma
-
Patent number: 5629558Abstract: A diode integrated on semiconductor material with BCD technology and of the type provided on a substrate having a first type of conductivity inside an isolation region having a second type of conductivity. The diode comprises also a buried anode region having a first type of conductivity and a cathode region having a second type of conductivity. The cathode region comprises an epitaxial layer located above the buried anode region and a highly doped region provided inside the epitaxial layer. The buried anode region comprises depressions opposite which is located the highly doped region with the depressions being achieved by the intersection of lateral diffusions of distinct and adjacent portions of the buried anode region.Type: GrantFiled: May 31, 1995Date of Patent: May 13, 1997Assignee: SGS-Thomson Microelectronics, S.rlInventors: Paola Galbiati, Ubaldo Mastromatteo
-
Patent number: 5523610Abstract: A photodiode array is provided which includes a cell comprised of at least a substrate, an insulating film formed on the substrate, a semiconductor layer containing an impurity of first conductivity type and provided on the insulating film, an impurity-diffusion layer of second conductivity type formed in the semiconductor layer and reaching the insulating film, and at least one impurity-diffusion layer of the first conductivity type formed within the impurity-diffusion layer of the second conductivity type and reaching the insulating film, wherein pn junctions are defined between the layers of opposite conductivity types and arranged laterally, and of the pn junctions, any pn junction of a predetermined order are connected to each other in series. By virtue of this arrangement, the area of pn junctions per unit area of a substrate is increased thereby contributing to a reduction in chip size and in production cost.Type: GrantFiled: July 7, 1994Date of Patent: June 4, 1996Assignee: Rohm Co., Ltd.Inventors: Koichi Kudo, Yasuo Aki
-
Patent number: 5502329Abstract: A protection monolithic semiconductor component has an input terminal, an output terminal and a reference terminal. The component includes between the input terminal and output terminal, a first diode of a first polarity having a low forward dissipation and a reverse breakdown voltage ranging from 20 to 40 volts; and, between the output terminal and reference terminal, a second protection diode having the same polarity. The first diode is laterally disposed between two electrodes of the front surface of the component, and the second diode is vertically disposed between an electrode on the front surface of the component and an electrode on the rear surface.Type: GrantFiled: September 1, 1994Date of Patent: March 26, 1996Assignee: SGS-Thomson Microelectronics S.A.Inventor: Robert Pezzani
-
Patent number: 5486718Abstract: A semiconductor structure having an edge termination feature wherein a first doped region and a second doped region are selectively formed in a semiconductor layer. The second doped region is coupled with the first doped region and has an impurity concentration less than that of the first doped region. An insulating layer is disposed over the semiconductor layer and over at least a portion of the second doped region. A conductive layer, having a coil-shaped configuration, is disposed over the insulating layer and is coupled to the semiconductor layer.Type: GrantFiled: July 5, 1994Date of Patent: January 23, 1996Assignee: Motorola, Inc.Inventors: Stephen Robb, Paul Groenig
-
Patent number: 5428240Abstract: A source/drain structural configuration suitable for metal-oxide semiconductor field-effect transistors is provided, having a wedge-shaped configuration with a thickness that increases in the direction from its end near to one the channel of the transistor toward the other end. The source/drain configuration includes a shallow junction advantageously formed to reduce sheet resistance and prevent the hot carrier punchthrough effect. The wedge-shaped source/drain configuration is fabricated by depositing a dielectric layer, which is flowable under thermal treatment, after the formation of a polysilicon gate electrode. After annealing, the dielectric layer is etched to form a wedge-shaped mask. The resulting mask has a thickness that decreases in the direction from its one end near the gate electrode toward the other end. The presence of the wedge-shaped shielding masks facilitates the formation of a pair of wedge-shaped source/drain regions on the substrate via implementation of an ion implantation procedure.Type: GrantFiled: July 7, 1994Date of Patent: June 27, 1995Assignee: United Microelectronics Corp.Inventor: Water Lur
-
Patent number: 5343069Abstract: An electronic switch, in particularly a transistor, has at least one barrier layer extending between regions of different doping concentrations within a semiconductor and is characterized in that the barrier layer has at least one voltage limiting zone (Z) having a radius of curvature (R) less than or at most equal to the diffusion depth (x.sub.JB) of the diffused junction.Type: GrantFiled: February 26, 1993Date of Patent: August 30, 1994Assignee: Robert Bosch GmbHInventors: Christian Pluntke, Alfred Goerlach