Tri-state (i.e., High Impedance As Third State) Patents (Class 326/56)
-
Patent number: 11664659Abstract: A polarity reversal protection arrangement having a transistor circuit, an amplifier circuit and an output driver stage, wherein the amplifier circuit is connected to the output driver stage and the output driver stage is connected to the transistor circuit and the transistor circuit is arranged between a first connection node and a second connection node of the polarity reversal protection arrangement, such that an electrical connection between the first connection node and the second connection node is able to be created or disconnected by way of the transistor circuit, wherein the output driver stage is designed as a tri-state stage. A method for operating the polarity reversal protection arrangement and to a corresponding use.Type: GrantFiled: May 1, 2020Date of Patent: May 30, 2023Assignee: Continental Teves AG & Co. OHGInventor: Thorsten Fahlbusch
-
Patent number: 11413861Abstract: An integrated circuit to drive a plurality of fluid actuation devices includes a plurality of contact pads, a plurality of pulldown devices, and control logic. The plurality of contact pads include a first contact pad and a second contact pad. Each of the pulldown devices is electrically coupled to a corresponding contact pad. The control logic enables at least a portion of the pulldown devices in response to both a logic low signal on the first contact pad and a logic low signal on the second contact pad.Type: GrantFiled: February 6, 2019Date of Patent: August 16, 2022Assignee: Hewlett-Packard Development Company, L.P.Inventors: James Michael Gardner, John Rossi, Scott A. Linn
-
Patent number: 11080950Abstract: Operational data generated and used in a vehicle to control various vehicular systems is temporarily stored in a data buffer in the vehicle. A processor in the vehicle is configured to detect anomalous conditions, which can be based on predefined fault codes or user defined conditions (based on a single parameter or a combination of parameters). Whenever such an anomaly is detected, a diagnostic log is conveyed from the vehicle to a remote location. Such a log will include the detected anomaly, and buffered operational data. In at least one embodiment, the diagnostic log includes buffered operational data collected both before and after the anomaly. The diagnostic log is analyzed at the remote location to diagnose the cause of the anomalous condition, so a decision can be made as to whether the vehicle requires immediate repair, or whether the repair can be scheduled at a later time.Type: GrantFiled: August 8, 2016Date of Patent: August 3, 2021Assignee: Zonar Systems, Inc.Inventors: Charles Michael McQuade, Brett Brinton, Greg Colvin
-
Patent number: 11054462Abstract: A semiconductor device and a method of testing the same are provided. A semiconductor device includes a Design Under Test (DUT), a processing core configured to execute test software to determine an optimum operating voltage of the DUT, and a protection circuit configured to block the transmission of undefined signals generated by the DUT while the processing core executes the test software.Type: GrantFiled: October 24, 2017Date of Patent: July 6, 2021Assignee: Samsung Electronics Co., Ltd.Inventors: Joon Woo Cho, Yun Ju Kwon, Sang Woo Kim
-
Patent number: 10903191Abstract: A semiconductor chip includes a first semiconductor device and a second semiconductor device stacked and coupled through a unidirectional through electrode and a plurality of bidirectional through electrodes, wherein a through electrode in which a failure has occurred among the unidirectional through electrode and the plurality of bidirectional through electrodes is replaced based on a plurality of transfer control signals. The plurality of transfer control signals including failure information on the unidirectional through electrode and the plurality of bidirectional through electrodes.Type: GrantFiled: November 15, 2019Date of Patent: January 26, 2021Assignee: SK hynix Inc.Inventor: Sun Myung Choi
-
Patent number: 10859601Abstract: There is provided a device inspection circuit capable of measuring currents flowing through a plurality of devices without increasing the cost. A power supply circuit of a box-side inspection circuit includes an operational amplifier and a sense resistor. A power source having a current measuring function, the operational amplifier, the sense resistor and a DUT are connected in series in this order. The power source is connected to a non-inverting input terminal of the operational amplifier. The power supply circuit further includes a negative feedback channel configured to apply a voltage between the sense resistor and the DUT to an inverting input terminal of the operational amplifier, and a positive feedback channel configured to connect an upstream sense point between the operational amplifier and the sense resistor and the non-inverting input terminal of the operational amplifier. The positive feedback channel includes a feedback resistor installed therein.Type: GrantFiled: June 6, 2017Date of Patent: December 8, 2020Assignee: TOKYO ELECTRON LIMITEDInventor: Kenichi Narikawa
-
Patent number: 10439486Abstract: A semiconductor device includes a data driving circuit configured to receive input data, receive a first power supply voltage through a first node, and to generate output data by driving the input data, and a ripple compensator connected to the first node and configured to receive the input data in parallel with the data driving circuit, to generate a compensation current corresponding to a pattern of the input data, and to provide the compensation current to the first node to reduce a ripple of the first power supply voltage.Type: GrantFiled: February 8, 2018Date of Patent: October 8, 2019Assignee: Samsung Electronics Co., Ltd.Inventors: Sung-Jun Kim, Jong-Shin Shin
-
Patent number: 10295694Abstract: For inductive sensing (such as for proximity switching), differential inductance readout is based on Sense/Reference resonators implemented as LC-ring oscillators, with LS/LR inductor coils and a shared (time-multiplexed) resonator capacitor. The ring oscillators include matched Lsense/Lref drivers time-multiplexed (by out enable signals), to provide Lsense/Lref resonator excitation signals to the Lsense/Lref resonators, based on resulting Lsense/Lref resonance measurements (such as of resonance state) acquired by the ring oscillators from the Lsense/Lref resonators. Differential readout data is based on the time-multiplexed Lsense/Lref resonance measurements, corresponding respectively to LS/LR coil inductances (such as based on Lsense/Lref resonator oscillation frequency). The ring oscillators can be implemented with a Schmitt trigger, converting analog resonance measurements into digital input to the Lsense/Lref drivers. Driver matching and layout matching can be used to improve accuracy.Type: GrantFiled: September 2, 2016Date of Patent: May 21, 2019Assignee: TEXAS INSTRUMENTS INCORPORATEDInventor: George Reitsma
-
Patent number: 10164798Abstract: A driver circuit includes a first inverter, a bias-control circuit, and a second inverter. The first inverter, which is connected between a first supply voltage and ground, receives an input data signal and generates an inverted version of the input data signal. The bias-control circuit, which is connected between a second supply voltage and the first inverter, receives the inverted version of the input data signal and a bias signal, and generates a level-shifted data signal based on the inverted version of the input data signal, the bias signal, and the second supply voltage. The bias-control circuit reduces a difference between voltage levels of the second supply voltage and the inverted version of the input data signal. The second inverter is connected between the second supply voltage and ground, and further connected to the bias-control circuit and first inverter and generates an output data signal.Type: GrantFiled: February 8, 2017Date of Patent: December 25, 2018Assignee: Synopsys, Inc.Inventors: Biman Chattopadhyay, Ravi Mehta
-
Patent number: 10164638Abstract: A balanced, charge-recycling repeater link is disclosed. The link includes a first set of segments operating in a first voltage domain and a second set of segments operating in a second voltage domain. The link is configured to transmit a first signal over at least one segment in the first set of segments and at least one other segment in the second set of segments. Each segment of the link includes at least one active circuit element configured to charge or discharge one or more corresponding interconnects within the link and a level shifter configured to shift the level of a signal on a last interconnect of the segment from the first voltage domain to the second voltage domain or the second voltage domain to the first voltage domain.Type: GrantFiled: February 28, 2018Date of Patent: December 25, 2018Assignee: NVIDIA CORPORATIONInventors: John Michael Wilson, John W. Poulton, Matthew Rudolph Fojtik, Carl Thomas Gray
-
Patent number: 10083127Abstract: Systems and methods for generating a self-ordering buffer are described. An example method includes generating a plurality of nodes forming a linked list, each node in the linked list having a directional pointer referencing a subsequent element in the linked list and a data pointer referencing a corresponding memory block from a plurality of memory blocks; generating a head pointer, the head pointer referencing a beginning node in the linked list; generating a tail pointer, the tail pointer referencing an end node in the linked list; generating a next pointer, the next pointer referencing a next node of the linked list; generating a free pointer, the free pointer referencing a free node of the linked list; and wherein the plurality of nodes forming the linked list, the corresponding memory blocks, the head pointer, the tail pointer, the next pointer, and the free pointer form a buffer.Type: GrantFiled: August 22, 2016Date of Patent: September 25, 2018Assignee: HGST Netherlands B.V.Inventor: Mohammed Ghiath Khatib
-
Patent number: 9964979Abstract: A method with function parameter setting and an integrated circuit using the same are provided. The integrated circuit includes a function pin coupled to an external setting unit, a switch unit, and first and second function adjustment circuits. The first function adjustment circuit includes first and second current sources. The second function adjustment circuit detects a percentage of a divided voltage at the function pin, to provide a reference value and to set a second function parameter. The first function adjustment circuit uses the first current source to detect a first voltage detecting value at the function pin, and compares the first voltage detecting value with a default value. The switch unit switches the first and second current sources according to a compare result. The present invention adopts an integrated circuit for switching a plurality of current sources and detections, and may determine more resistance value setting intervals.Type: GrantFiled: August 11, 2016Date of Patent: May 8, 2018Assignee: uPI Semiconductor Corp.Inventor: Chih-Lien Chang
-
Patent number: 9772789Abstract: The system, process, and methods herein describe a mechanism for aligning IOs with block sizes. The alignment may occur on a data protection appliance as part of a continuous replication process. The IO offset may be rounded down, and the size may be rounded up, so that each is a multiple of the block size.Type: GrantFiled: March 25, 2014Date of Patent: September 26, 2017Assignee: EMC IP Holding Company LLCInventors: Assaf Natanzon, Saar Cohen, Anestis Panidis
-
Patent number: 9735780Abstract: Memories, driver circuits, and methods for generating an output signal in response to an input signal. One such driver circuit includes an input stage and an output stage. The input stage receives the input signal and provides a delayed input signal having a delay relative to the input signal. The output stage receives the delayed input signal and further receives the complement of the input signal. The output stage couples an output node to a first voltage in response to a complement of the input signal having a first logic level and couples the output to a second voltage in response to the complement of the input signal having a second logic level. The output stage further decouples the output from the first or second voltage in response to receiving the delayed input signal to provide a high-impedance at the output node.Type: GrantFiled: June 4, 2014Date of Patent: August 15, 2017Assignee: Micron Technology, Inc.Inventor: Greg King
-
Patent number: 9678919Abstract: A communication module is disclosed for Intelligent Electronic Devices (IEDs) which can implement the EIA-485 standard, including an intelligent hardware support that can allow a known software-based collision detection function to detect collisions independently of the location of the message sources on the transmission line. The hardware support can enable both a “strong signal driving” mode as well as a “weak signal driving” mode. In the weak mode, a biasing, or attenuating, or voltage-dividing resistor can be temporarily inserted between a transmitter, or voltage source, and the transmission line.Type: GrantFiled: September 4, 2014Date of Patent: June 13, 2017Assignee: ABB Schweiz AGInventors: Cornelius Heckrott, Henrik Pind
-
Patent number: 9672094Abstract: Fault detection for an interconnect bus includes performing safety register validation including validating correct operation of a safety register in a slave circuit. The safety register is reserved for validation operations. Write bus validation is performed where, over an address range of the slave circuit, received write addresses within the address range are stored in the safety register of the slave circuit and read back by a master circuit for validation. Read bus validation is performed where, over the address range of the slave circuit, received read addresses within the address range are provided back to the master circuit for validation.Type: GrantFiled: October 24, 2014Date of Patent: June 6, 2017Assignee: XILINX, INC.Inventors: Meirav O. Nitzan, Edmond Jordan
-
Patent number: 9564901Abstract: A clock circuit configured to generate a falling edge independently of an input clock signal is disclosed. In one embodiment, a clock circuit includes an input circuit coupled to receive an input clock signal. A corresponding first clock signal is provided on a first clock node, while a second clock signal that is a delayed version of the first is provided on a second clock signal. The clock circuit may generate an output clock signal based on the first and second clock signals and a feedback signal received from a functional circuit coupled to receive the output clock signal. The rising edge of the output clock signal is generated dependent upon when the rising edge of the input clock signal is received. The falling edge of the output clock signal is generated by the clock circuit independently of when the falling edge of the input clock signal is received.Type: GrantFiled: December 17, 2015Date of Patent: February 7, 2017Assignee: Apple Inc.Inventors: Daniel C. Chow, Kenneth W. Jones, William R. Weier
-
Patent number: 9467143Abstract: Inversely proportional voltage-delay buffers for buffering data according to data voltage levels are disclosed. In one aspect, an inversely proportional voltage-delay buffer is configured to buffer a data signal for an amount of time that is inversely proportional to a voltage level of the data signal. The inversely proportional voltage-delay buffer includes an inversion circuit and pass circuit. The inversion circuit is configured to generate a control signal that is the logic inverse of the data signal. Notably, the control signal transitions at a rate proportional to the voltage level of the data signal. The pass circuit is configured to generate a weak logic state of the data signal when the data signal and the control signal have the same logic state. The pass circuit is configured to generate a strong logic state of the data signal when the data input and the control signal have opposite logic states.Type: GrantFiled: September 24, 2015Date of Patent: October 11, 2016Assignee: QUALCOMM IncorporatedInventor: Joshua Lance Puckett
-
Patent number: 9438220Abstract: A state detecting circuit has a first switch circuit connected to a first selection line and a second switch circuit connected to a second selection line. The first switch circuit includes two switches, and performs an arithmetic operation of ON/OFF states of the switches and a selection signal. Thus, since one switch circuit performs an arithmetic operation using ON/OFF states of the two switches, the number of selection lines and the number of parts can be reduced.Type: GrantFiled: October 21, 2015Date of Patent: September 6, 2016Assignee: YAMAHA CORPORATIONInventor: Masatsugu Okazaki
-
Patent number: 9424897Abstract: Provided are an equalizer and a semiconductor memory device including the same. The equalizer includes a delay circuit and an inverting circuit. The delay circuit is configured to output, in response to a select signal, one of a delay signal delaying an input signal applied to an input/output node and an inverted signal inverting the input signal. The inverting circuit is configured to invert a signal provided from the delay circuit and output the inverted signal to the input/output node. The equalizer is configured such that when the delay circuit outputs the delay signal, the equalizer operates as an inductive bias circuit amplifying the input signal and outputting the amplified input signal, and when the delay circuit outputs the inverted signal, the equalizer operates as a latch circuit storing and outputting the input signal.Type: GrantFiled: January 28, 2014Date of Patent: August 23, 2016Assignee: SAMSUNG ELECTRONICS CO., LTD.Inventors: Dae-Hyun Kim, Seung-Jun Bae, Kyung-Soo Ha
-
Patent number: 9405716Abstract: A method for maintaining data and clock line synchronization, which may include a clock line that may be driven high after a clock line falling edge to mitigate a clock error. Additionally, the clock error may be mitigated by maintaining a saturated state of a device. Furthermore, a register may be connected to a microcontroller and/or a graphical processing unit to negotiate control of a switch and a bus.Type: GrantFiled: December 19, 2012Date of Patent: August 2, 2016Assignee: Apple Inc.Inventors: Nebojsa Bjegovic, Vanessa Cristina Heppolette
-
Publication number: 20150145560Abstract: A method for controlling a configuration in an integrated circuit device with at least one controllable input/output port having a data output driver, a data input driver, a controllable pull-up resistor, a controllable pull-down resistor, each connected with an external pin of the integrated circuit device, has the steps of: enabling only the pull-up resistor and reading the associated input through the data input driver as a first bit; enabling only the pull-down resistor and reading the associated input through the data input driver as a second bit; tri-stating the first port and reading the associated input through the data input driver as another bit; encoding a value from the read bits; and determining a firmware operation form the encoded value.Type: ApplicationFiled: October 3, 2014Publication date: May 28, 2015Inventor: Atish Ghosh
-
Patent number: 8963581Abstract: One embodiment relates to a circuit for pipelined direct-drive routing, the circuit including a routing multiplexer, a flip-flop, and a mode multiplexer. The output of the routing multiplexer is coupled to an input of the mode multiplexer and to the flip-flop. The output of the flip-flop is connected to another input of the mode multiplexer. The flip-flop may be directly connected to the routing multiplexer and the mode multiplexer, or, in an alternate embodiment, the flip-flop may be a member of a pipeline register pool. Another embodiment relates to a circuit for pipelined direct-drive routing which uses a pulse latch. Other embodiments relate to method for pipelined direct-drive routing which includes a degree of logical separation between logic elements and flip-flop elements. Another embodiment relates to a logic array block. Other embodiments, aspects, and features are also disclosed.Type: GrantFiled: September 28, 2012Date of Patent: February 24, 2015Assignee: Altera CorporationInventors: David Lewis, Valavan Manohararajah, David Galloway, Tim Vanderhoek
-
Publication number: 20140354330Abstract: In accordance with a first embodiment, an electronic circuit includes a single latch having three stable states. The electronic circuit may be configured so that all three outputs reflect a change at any one input in not more than three gate delays. The electronic circuit may further be configured so that when all inputs are set to one, a previous state of the latch is retained and output on the outputs.Type: ApplicationFiled: June 4, 2013Publication date: December 4, 2014Inventors: Andreas J. GOTTERBA, Jesse S. WANG
-
Publication number: 20140219036Abstract: Provided are an equalizer and a semiconductor memory device including the same. The equalizer includes a delay circuit and an inverting circuit. The delay circuit is configured to output, in response to a select signal, one of a delay signal delaying an input signal applied to an input/output node and an inverted signal inverting the input signal. The inverting circuit is configured to invert a signal provided from the delay circuit and output the inverted signal to the input/output node. The equalizer is configured such that when the delay circuit outputs the delay signal, the equalizer operates as an inductive bias circuit amplifying the input signal and outputting the amplified input signal, and when the delay circuit outputs the inverted signal, the equalizer operates as a latch circuit storing and outputting the input signal.Type: ApplicationFiled: January 28, 2014Publication date: August 7, 2014Applicant: Samsung Electronics Co., Ltd.Inventors: Dae-Hyun KIM, Seung-Jun BAE, Kyung-Soo HA
-
Publication number: 20140184269Abstract: A bidirectional data exchange circuit (10) includes a buffer (16) having paired terminals (A1 . . . A8, B1 . . . B8), a transfer direction input (20), an input (42) for controlling the transfer direction, and a logic gate (50). In the logic gate (50), the output is connected to the transfer direction input (20), an input is connected to the input (42) for controlling the transfer direction, this input being further connected to a first reference potential (Vcc) through a resistor (52), and the other input is connected to a terminal (A1) of the buffer (16) and to the first reference potential (Vcc) through a resistor (54; 154), and the terminal (B1) of the buffer (16), matched with the terminal (A1) of the buffer to which is connected the other input of the logic gate (50) being connected to a second reference potential through a resistor (56).Type: ApplicationFiled: December 17, 2013Publication date: July 3, 2014Applicant: THALESInventors: LAURENT PUBERT, Jerome Pichet, Benjamin Grimonprez, Thierry Collange
-
Patent number: 8736307Abstract: In accordance with an embodiment, a transceiver includes a bidirectional data transmission circuit coupled to a direction control circuit and method for transmitting electrical signals in one or more directions. The direction control circuit generates a comparison signal in response to comparing input/output signals of the bidirectional data transmission circuit. Transmission path enable signals are generated in response to the comparison signal.Type: GrantFiled: January 30, 2012Date of Patent: May 27, 2014Assignee: Semiconductor Components Industries, LLCInventors: Aurelio Pimentel, James Lepkowski, Frank Dover, Senpeng Sheng
-
Patent number: 8680524Abstract: A method of arranging pads in a semiconductor memory device, the semiconductor memory device using the method, and a processing system having mounted therein the semiconductor memory device. The method includes classifying pads provided in a memory chip of the semiconductor memory device into monitoring pads configured for a memory chip test on a wafer, a package pads configured for wire connection in a package, and common pads configured for both the memory chip test on the wafer and wire connection in the package and arranging the monitoring pads and the package pads separately in columns on the memory chip.Type: GrantFiled: July 1, 2011Date of Patent: March 25, 2014Assignee: Samsung Electronics Co., Ltd.Inventor: Chi-sung Oh
-
Systems and methods for implementing tristate signaling by using encapsulated unidirectional signals
Patent number: 8659318Abstract: Systems and methods for implementing tristate signaling are described. The systems include an integrated circuit that further includes a tristate system. The tristate system converts an encapsulated unidirectional signal into a tristate signal. A relation between multiple unidirectional signals and the tristate signal is established by encapsulating the unidirectional signals to represent the tristate signal. The establishment of the relation facilitates control of the tristate signal by controlling the encapsulated unidirectional signals.Type: GrantFiled: September 24, 2010Date of Patent: February 25, 2014Assignee: Altera CorporationInventors: Brandon Lewis Gordon, Kent Orthner, Aaron Ferrucci, David Van Brink -
Patent number: 8631173Abstract: A semiconductor device includes a first arithmetic engine which executes a first arithmetic process in every cycle and outputs first data representing the result of the first arithmetic process and a first valid signal representing a first or second value in every cycle, and a second arithmetic engine which executes a second arithmetic process in every cycle and outputs second data representing the result of the second arithmetic process and a second valid signal representing the first or second value in every cycle. The device also includes an inter-arithmetic-engine buffer which is used to exchange the first data and the second data between the first and second arithmetic engines, enables write of the first or second data if the first or second valid signal indicates the first value, and inhibits write of the first or second data if the first or second valid signal indicates the second value.Type: GrantFiled: March 18, 2008Date of Patent: January 14, 2014Assignee: Kabushiki Kaisha ToshibaInventors: Takashi Yoshikawa, Shigehiro Asano
-
Patent number: 8610461Abstract: An apparatus having a first circuit and a second circuit. The first circuit may be configured to generate an output signal in response to (i) an intermediate signal, and (ii) a clock signal. The second circuit may be configured to generate the intermediate signal and a digital complement of the output signal in response to (i) an input signal and (ii) the clock signal. The intermediate signal may form a feedback to ensure the output signal and the digital complement of the output signal are in complementary states during a power up.Type: GrantFiled: September 28, 2011Date of Patent: December 17, 2013Assignee: LSI CorporationInventors: Richard J. Stephani, Amy R. Rittenhouse, Donald A. Evans
-
Publication number: 20130083618Abstract: A tri-state NAND circuit includes a first input connected to receive a first input signal and a second input connected to receive a second input signal. The tri-state NAND circuit is connected to operate in accordance with a first clock signal and a second clock signal. A logic state of the second clock signal is opposite a logic state of the first clock signal. The tri-state NAND circuit is connected to transmit an output signal to a first node. A tri-state latch circuit is connected to hold a signal present at the first node in accordance with the first clock signal and the second clock signal. A pulse generating NAND circuit includes a first input connected to the first node and a second input connected to receive the first clock signal. The pulse generating NAND circuit is connected to transmit an output signal to a second node.Type: ApplicationFiled: October 4, 2011Publication date: April 4, 2013Applicant: Oracle International CorporationInventor: Harikaran Sathianathan
-
Publication number: 20130076393Abstract: An apparatus having a first circuit and a second circuit. The first circuit may be configured to generate an output signal in response to (i) an intermediate signal, and (ii) a clock signal. The second circuit may be configured to generate the intermediate signal and a digital complement of the output signal in response to (i) an input signal and (ii) the clock signal. The intermediate signal may form a feedback to ensure the output signal and the digital complement of the output signal are in complementary states during a power up.Type: ApplicationFiled: September 28, 2011Publication date: March 28, 2013Inventors: Richard J. Stephani, Amy R. Rittenhouse, Donald A. Evans
-
Publication number: 20130049804Abstract: An integrated circuit includes switching circuits for selectively connecting the bond pads to functional core logic and isolating the bond pads from second conductors, and the switch circuits for selectively connecting the bond pads to the second conductors to provide bi-directional connections between the bond pads on opposite sides of the substrate and isolating the bond pads from the functional core logic.Type: ApplicationFiled: October 29, 2012Publication date: February 28, 2013Applicant: TEXAS INSTRUMENTS INCORPORATEDInventor: Texas Instruments Incorporated
-
Publication number: 20130002298Abstract: A D-type flip-flop 2 includes tristate inverter circuitry 4, 6 passing a processing signal through to storage circuitry 8 from where the processing signal passes via a transmission gate 10 to slave storage circuitry 12. A transition detector 16 is coupled to the input node nm of the storage circuitry 8 and serves to generate an error signal if a transition is detected upon that input node during an error detecting period. Other forms of this technique may provide clock gating circuitry.Type: ApplicationFiled: July 1, 2011Publication date: January 3, 2013Applicant: ARM LimitedInventors: David William Howard, David Michael Bull, Shidhartha Das
-
Patent number: 8339157Abstract: Input/Output (I/O) pin circuits, devices, methods and systems are implemented in various fashions. According to one such method, a valid signal level is provided for a pin of an integrated circuit (IC) die. Responsive to a reset signal, a first mode (304) is entered where one of a pull-up circuit or pull-down circuit is enabled (308, 310) to set the pin to the valid signal level. A change in signal level of the pin that is a deviation from the valid signal level is detected (312). Responsive to detecting the change, a second mode (314) is entered where the one of a pull-up circuit or pull-down circuit is disabled (316).Type: GrantFiled: March 16, 2009Date of Patent: December 25, 2012Assignee: NXP B.V.Inventor: Robert de Gruijl
-
Patent number: 8334708Abstract: Example driver circuits can utilize shared-charge recycling charge pump structures. In particular, an example shared-charge recycling process may be applied to a clock buffer and charge transfer cells of the charge pump in a driver circuit. An example recycling process may include recycling of shared charges between the capacitors/capacitances in the charge transfer cells. An example recycling process may use the charges in one or more capacitors to charge one or more other capacitors before the charges are wasted or otherwise discharged to ground. Such recycling may significantly reduce the power consumption of the charge pump while still providing a high output voltage level, according to an example embodiment of the invention.Type: GrantFiled: July 29, 2011Date of Patent: December 18, 2012Assignee: Samsung Electro-MechanicsInventors: Jeongwon Cha, Taejoong Song, Changhyuk Cho, Minsik Ahn, Chang-Ho Lee, Wangmyong Woo, Jae Joon Chang
-
Patent number: 8324930Abstract: A method of implementing output ports of a programmable integrated circuit is disclosed. The method comprises coupling control signals to predetermined output ports of the integrated circuit; setting, by the control signals, initial output values of the predetermined output ports during programming of the programmable integrated circuit; and enabling normal operation of the predetermined output ports after the programming of the programmable integrated circuit. An integrated circuit having programmable output ports is also disclosed.Type: GrantFiled: September 27, 2010Date of Patent: December 4, 2012Assignee: Xilinx, Inc.Inventor: Jesse H. Jenkins, IV
-
Patent number: 8198915Abstract: One interface chip and a plurality of core chips are electrically connected via a plurality of through silicon vias. A data signal of a driver circuit is input into the core chip via any one of the through silicon vias. An output switching circuit activates any one of tri-state inverters and selects one of the through silicon vias. The tri-state inverters amplify the data signal and transmit it to the through silicon via. Similarly, an input switching circuit activates any one of tri-state inverters. These tri-state inverters also amplify the data signal transmitted from the through silicon via and supply it to the receiver circuit.Type: GrantFiled: October 6, 2010Date of Patent: June 12, 2012Assignee: Elpida Memory, Inc.Inventor: Hideyuki Yoko
-
Publication number: 20120119783Abstract: A latch circuit includes a first tri-state inverter configured to invert an input voltage in response to a pulse and to output the inverted voltage to a first node, a second tri-state inverter connected between the first node and a second node and to invert a voltage of the second node in response to an inverted pulse being an inverted version of the pulse, and a variable inversion unit connected between the first node and the second node. The variable inversion unit adjusts a logical threshold value according to a logical value corresponding to a voltage of the first node and inverts a voltage of the first node based upon the adjusted logical threshold value, the logical threshold value indicating a voltage for discriminating the logical value.Type: ApplicationFiled: November 8, 2011Publication date: May 17, 2012Inventors: Gunok JUNG, Minsu Kim
-
Patent number: 8159269Abstract: A single terminal is used to configure an integrated circuit into one of three states. A circuit within the integrated circuit is coupled to the terminal and determines whether the terminal: 1) is coupled by a low impedance to a voltage source, or 2) is coupled by a medium impedance to the voltage source, or 3) is floating or substantially floating. The circuit asserts a first digital logic signal when the circuit determines that the terminal is coupled by the low impedance to the voltage source. The circuit asserts a second digital logic signal when the circuit determines that the terminal is coupled by the medium impedance to the voltage source. The circuit asserts a third digital logic signal when the circuit determines that the terminal is floating or substantially floating. The terminal and circuit are particular suited for use in a Power Management Unit (PMU) Integrated Circuit.Type: GrantFiled: July 2, 2008Date of Patent: April 17, 2012Assignee: Active-Semi, Inc.Inventors: Quang Khanh Dinh, Gary M. Hurtz, Steven Huynh
-
Patent number: 8131895Abstract: Method of managing interaction between a host subsystem and a peripheral device. Roughly described, the peripheral device writes an event into an individual event queue, and in conjunction therewith, also writes a wakeup event into an intermediary event queue. The wakeup event identifies the individual event queue. The host subsystem, in response to retrieval of the wakeup event from the intermediary event queue, activates an individual event handler to consume events from the individual event queue.Type: GrantFiled: April 5, 2010Date of Patent: March 6, 2012Assignee: Solarflare Communications, Inc.Inventors: Steven L. Pope, David Riddoch, Ching Yu, Derek Roberts
-
Patent number: 8131893Abstract: In a memory device, data can be transmitted from a first CPU to a second CPU via an individual register or a shared SRAM, for example. The data transmitted from the first CPU to the second CPU via the individual register also passes through a FIFO. When first data is transmitted via the shared SRAM and then second data is transmitted via the individual register, for example, and if the first data transmission is adjusted by a SRAM controller and put into a waiting state at the FIFO, the second data transmitted via the individual register also passes through the FIFO, preventing the second data transmission from being completed earlier than the first data transmission. The data transmissions can therefore be completed appropriately. This in turn increases reliability of the memory device.Type: GrantFiled: July 19, 2007Date of Patent: March 6, 2012Assignee: MegaChips CorporationInventors: Gen Sasaki, Masahiro Moriyama
-
Publication number: 20120043992Abstract: An electronic integrated circuit includes a signal path connected between the functional logic (15) thereof and an external output terminal. The signal path includes a switch (S), a bus holder circuit (121B), and an output buffer (19).Type: ApplicationFiled: November 1, 2011Publication date: February 23, 2012Applicant: Texas Instruments IncorporatedInventor: Lee D. Whetsel
-
Patent number: 8063663Abstract: A differential signal transmitting apparatus for transmitting a differential signal through two transmission lines. The apparatus includes: transmitting-side board connecting terminals that are provided for each of the transmission lines, and are able to connect a transmitting circuit for transmitting a differential signal; receiving circuit connecting terminals that are provided at a far end of a daisy-chain connection extending from the transmitting-side board connecting terminals provided for each of the transmission lines, and connect the receiving circuit for receiving the differential signal; and an undefined-logic preventing circuit that is connected at a near end of the daisy-chain connection and outputs a prescribed potential difference to the receiving circuit connecting terminals when the transmitting circuit is not connected to the transmitting circuit connecting terminals.Type: GrantFiled: July 2, 2008Date of Patent: November 22, 2011Assignee: Fujitsu LimitedInventors: Yasushi Mizutani, Kouichi Okamoto
-
Patent number: 8018250Abstract: An embodiment of a method for operation of an input/output block is disclosed. For this embodiment of the method, a first attribute is set for a first disable signal for an input driver. A first tri-state condition is removed from an output driver. In response to the removing of the first tri-state condition, the input driver is placed in a second tri-state condition.Type: GrantFiled: October 19, 2010Date of Patent: September 13, 2011Assignee: Xilinx, Inc.Inventors: Matthew H. Klein, Jian Tan, Ketan Sodha, Madan M. Patra
-
Patent number: 8013630Abstract: A pull-up switching device for controlling connection and non-connection of an input terminal IN and a first supply VDD and a pull-down switching device for controlling connection and non-connection of the input terminal IN and a second supply VSS are provided. The pull-up switching device and the pull-down switching device are operated exclusively on and off in time division to hold and output the state of the input terminal during each operating state from the two output terminals.Type: GrantFiled: June 15, 2009Date of Patent: September 6, 2011Assignee: Semiconductor Components Industries, LLCInventor: Hideo Ito
-
Patent number: RE43514Abstract: The invention relates to circuit elements and computing networks for resolving logical entanglement, in which the allowed logical value of a variable in a set of variables depends on the logical values of the other variables in the set. A circuit element according to the invention comprises two or more logically entangled bi-directional terminals, wherein each bi-directional terminal can assume any one of three logical states, which are a logical true state, a logical false state, and an indefinite state, in which state the bi-directional terminal accepts one of the logical true and logical false states as an external input from an external source. An entanglement logic resolves the logical state of the bi-directional terminals according to a predetermined set of logical entanglement rules between the bi-directional terminals.Type: GrantFiled: January 7, 2009Date of Patent: July 17, 2012Assignee: Intellectual Ventures I LLCInventor: Pentti Haikonen
-
Patent number: RE43623Abstract: A logic circuit simulation apparatus used in designing a logic IC (integrated circuit) is provided. The logic circuit simulation apparatus includes a power control signal specifying unit which creates power control signal information for specifying statuses of a plurality of power control signals, a logic circuit simulation control information generation unit which reads the power control signal information and related circuit connection information and generates a logic circuit simulation control information based on the power control signal information and the circuit connection information, and a logic circuit simulation unit which fixes with high impedance each input of a circuit block to which power is not supplied in accordance with the logic circuit simulation control information, simulating the logic circuit.Type: GrantFiled: December 17, 2009Date of Patent: August 28, 2012Assignee: Ricoh Company, Ltd.Inventor: Yasutaka Tsukamoto
-
Patent number: RE45200Abstract: Parasitic static leakage current through input terminals of bus-accessing multiplexers is minimized by automatically forcing as many as practical of the bus lines into a high impedance state where all drivers of the lines are in a high impedance output state. Thus parasitic current sinking or current sourcing leakage paths through the bus-accessing multiplexers are cut off. The method is of particular utility in a low power FPGA that desirable has low static current leakage when in a static state.Type: GrantFiled: February 11, 2013Date of Patent: October 21, 2014Assignee: Lattice Semiconductor CorporationInventor: Andrew Ka Lab Chan