Pulse Narrowing Patents (Class 327/173)
  • Patent number: 11309871
    Abstract: A narrow pulse generation circuit used in a sequential equivalent sampling system. The circuit comprises a crystal oscillator, an edge sharpening circuit, an avalanche transistor single-tube amplifying circuit and a shaping network connected in sequence, wherein the edge sharpening circuit is used for carrying out edge sharpening on a square wave signal generated by the crystal oscillator; the avalanche transistor single-tube amplifying circuit is used for carrying out avalanche amplification on the sharpened square wave signal to generate a Gaussian pulse signal to adjust the amplitude of a pulse; and the RC shaping network is used for shaping the Gaussian pulse signal to adjust the pulse width at the bottom of the pulse to form a narrow pulse signal. The narrow pulse circuit has a simple structure and narrow pulse width at the bottom and facilitates increasing a signal-to-noise ratio of a whole sequential sampling system.
    Type: Grant
    Filed: January 14, 2019
    Date of Patent: April 19, 2022
    Assignee: Nantong Institute of Nanjing University of Posts and Telecommunications Co., Ltd.
    Inventors: Zhikuang Cai, Xuanchen Qi, Wenhua Lin, Guowei Shi, Jian Xiao, Yufeng Guo
  • Patent number: 10439597
    Abstract: The present disclosure provides a duty locked loop circuit that includes a switch network including a first electronic switch device controlled by a first control signal that is based on a first input signal and a second electronic switch device controlled by a second control signal that is based on a second input signal. The duty locked loop circuit includes an integrator circuit electrically connected to the switch network. The integrator circuit is configured to generate an output voltage proportional to an integral of a difference between a first duty cycle of the first input signal and a second duty cycle of the second input signal. The duty locked loop circuit includes an output circuit configured to generate an output signal having an output duty cycle that is based on the output voltage.
    Type: Grant
    Filed: April 13, 2018
    Date of Patent: October 8, 2019
    Assignee: QUALCOMM Incorporated
    Inventors: Guolei Yu, Ajay Kumar Kosaraju, Charles Tuten, Marko Koski, Aniruddha Bashar
  • Patent number: 9007110
    Abstract: A register circuit adapted to store data is described. The register circuit comprises a master-slave flip flop coupled to receive the data to be stored by the master-slave flip flop at an input; and a delay element coupled to the master-slave flip flop, the delay element receiving a reference clock signal and generating a slave clock signal the slave clock signal which is delayed relative to a master clock signal. A method of storing data in a register circuit is also described.
    Type: Grant
    Filed: July 8, 2013
    Date of Patent: April 14, 2015
    Assignee: Xilinx, Inc.
    Inventor: Brian C. Gaide
  • Patent number: 8975932
    Abstract: The present invention relates to a pulse signal generation circuit for changing a pulse width of an input pulse signal and outputting an output pulse signal having the changed pulse width. In an aspect, the pulse signal generation circuit may include a control signal generator configured to generate at least one control signal according to a pulse width of a input pulse signal and a pulse signal generator configured to control a pulse width of an input pulse signal in response to a control signal and to generate an output pulse signal with the controlled pulse width. The control signal controls the pulse width of the output pulse signal.
    Type: Grant
    Filed: March 15, 2013
    Date of Patent: March 10, 2015
    Assignee: SK Hynix Inc.
    Inventor: Jung-Hyun Kim
  • Patent number: 8923444
    Abstract: A receiver for decoding a communication signal is disclosed. The receiver includes an input port and a filter. The input port receives the communication signal from a communication medium. The communication signal comprises a sequence of symbols. Each symbol of the symbol sequence is an analog pulse that has a leading edge of exponential shape. The exponential shape has an exponential growth parameter value that has been selected from values ?0 and ?1, which are distinct positive values. For each symbol of the symbol sequence, the exponential growth parameter value for the leading edge of the symbol has been selected based on a corresponding bit from a stream of information bits. The filter receives the communication signal from the input port and filters the communication signal to obtain an output signal. The transfer function of the filter has one or more zeros at ?0.
    Type: Grant
    Filed: June 30, 2014
    Date of Patent: December 30, 2014
    Assignee: Board of Regents, The University of Texas System
    Inventor: Robert H. Flake
  • Patent number: 8867657
    Abstract: A first transmitter transmits symbols. The leading edge of each symbol has the form Djexp{?jt}, where Dj is real, where ?j is selected from N possible values based on a current group of bits. The receiver has N filters whose transfer functions correspond respectively to the N possible values. The filter outputs are used to recover the group of bits. A second transmitter transmits an exponential symbol or a zero symbol depending on a current bit to be transmitted. The zero symbol has zero amplitude over the symbol period. The corresponding receiver applies threshold detection to estimate the transmitted bits. A third transmitter transmits a sequence of analog pulses with known interpulse time separation(s). The pulse sequence reflects from a moving object. A receiver captures the reflected pulse sequence. The interpulse separation(s) of the reflect pulse sequence is used to determine the radial velocity of the object.
    Type: Grant
    Filed: February 17, 2014
    Date of Patent: October 21, 2014
    Assignee: Board of Regents, The University of Texas System
    Inventor: Robert H. Flake
  • Patent number: 8803578
    Abstract: The pulse width adjusting circuit includes a pulse delaying circuit for inputting an inputted pulse signal a and for outputting a plurality of different delayed pulse signals b1, b2, . . . , a transmission gate for inputting an inputted pulse signal a and controlling the passage of the inputted pulse signal a in response to the application of two delayed pulse signals from among the plurality of different delayed pulse signals b1, b2, . . . , and a pulse width setting circuit connected to the transmission gate for setting the pulse width of an outputted pulse signal c generated on the basis of the inputted pulse signal a passing through the transmission gate.
    Type: Grant
    Filed: November 30, 2012
    Date of Patent: August 12, 2014
    Assignee: International Business Machines Corporation
    Inventors: Masatoshi Ishii, Gen Yamada, Hisatada Miyatake
  • Patent number: 8671380
    Abstract: A method and apparatus for controlling the frequency of a clock signal using a clock-gating circuit is disclosed. In one embodiment, a root clock signal and an enable signal are provided to a clock-gating circuit. The clock-gating circuit is configured to provide an operational clock signal (based on the root clock signal) when the enable signal is asserted. The operational clock signal is inhibited when the enable signal is de-asserted. The frequency of the operational clock signal can be output at a reduced frequency (relative to the root clock signal) by asserting the enable signal for one of every N clock cycles. Furthermore, the frequency of the operational clock signal can be dynamically changed by changing the rate of asserting the enable signal relative to the root clock signal, without suspending operation of a functional unit receiving the operational clock signal.
    Type: Grant
    Filed: March 26, 2012
    Date of Patent: March 11, 2014
    Assignee: Apple Inc.
    Inventors: James Wang, Patrick Y. Law
  • Patent number: 8618858
    Abstract: A pulse generator is provided. The pulse generator includes: a time delayed pulse generation unit including a plurality of delay cells for receiving a first pulse having a first pulse width and outputting pulses delayed by a particular time delay value on the basis of one of a rising edge and a falling edge of the first pulse; an edge combiner configured to receive the plurality of time delayed pulses from the time delayed pulse generation unit and generate second pulses having a second pulse width; and a channel selector configured to regulate the number of outputs of the second pulses generated by the edge combiner.
    Type: Grant
    Filed: December 2, 2011
    Date of Patent: December 31, 2013
    Assignees: Electronics and Telecommunications Research Institute, Unist Academy—Industry Corporation
    Inventors: Jae Hwan Kim, Hyung Soo Lee, Sang Sung Choi, Kyeong Deok Moon, Yun Ho Choi, Young Su Kim, Franklin Bien
  • Publication number: 20130300479
    Abstract: There is described a method and corresponding pulse generating device, for generating an output pulse signal having an output pulse duration. The method comprises: receiving at an input port an input pulse signal comprising an input pulse duration; duplicating the input pulse signal into a first digital pulse signal and a second digital pulse signal each comprising the input pulse duration; delaying at least one of the first and the second digital pulse signals by a time delay to obtain respectively a first and a second delayed digital pulse signal, a time delay difference between the first and the second delayed digital pulse signals being substantially equal to the output pulse duration; logically combining the first and the second delayed digital pulse signals to generate the output pulse signal with the output pulse duration smaller than the input pulse duration; and outputting the output pulse signal at an output port.
    Type: Application
    Filed: May 17, 2013
    Publication date: November 14, 2013
    Inventor: Pierre F. Thibault
  • Patent number: 8570083
    Abstract: A pulse width modulation circuit of the present invention changes a voltage of a charging circuit based on an input signal voltage and in synchronization with a first switching signal; changes, during a predetermined second period following a first period during which the voltage of the charging unit is changed, the voltage of the charging unit in an opposite direction to a direction in which the voltage is changed during the first period, based on a constant bias current; detects time starting from when the second period starts to when the voltage of the charging unit reaches a predetermined reference voltage; and generates, based on the detected time which is repeatedly output each time the first switching signal is output, a pulse signal having a pulse width of the time.
    Type: Grant
    Filed: August 22, 2008
    Date of Patent: October 29, 2013
    Assignee: Onkyo Corporation
    Inventors: Yoshinori Nakanishi, Mamoru Sekiya
  • Patent number: 8487920
    Abstract: A voltage generators is provided including a boosting circuit and a boosting control circuit. The boosting circuit is configured to boost a power voltage to generate first through fourth voltages. The boosting control circuit is configured to control the boosting circuit to enable the first through fourth voltages to be generated in sequence, such that when a current voltage of the first through fourth voltages is boosted to a predetermined level, a voltage next to the current voltage is generated. Related liquid crystal displays and methods are also provided.
    Type: Grant
    Filed: December 21, 2007
    Date of Patent: July 16, 2013
    Assignee: Samsung Electronics Co., Ltd.
    Inventors: Jae-Ho Park, Won-Sik Kang
  • Patent number: 8482328
    Abstract: The present invention provides a switching device and a method for preventing malfunction of the same. The switching device includes: a controller for outputting a plurality of digital control signals; a protecting unit connected to the controller for protecting all signals when the plurality of digital control signals outputted from the controller are simultaneously received at a state of ON; a gate driver connected to the protecting unit for generating a switch control signal by converting the control signal passed through the protecting unit; and a plurality of switches connected to the gate driver for individually performing ON•OFF operations according to each of the switching control signals.
    Type: Grant
    Filed: July 28, 2011
    Date of Patent: July 9, 2013
    Assignees: Samsung Electro-Mechanics Co., Ltd., Industry Foundation of Chonnam National University
    Inventors: Tae Hoon Kim, Tae Won Lee, Kwang Soo Choi, Se Ho Lee, Doo Young Song, Don Sik Kim, Sung Jun Park, Min Ho Heo
  • Patent number: 8466725
    Abstract: There is described a method and corresponding pulse generating device, for generating an output pulse signal having an output pulse duration. The method comprises: receiving at an input port an input pulse signal comprising an input pulse duration; duplicating the input pulse signal into a first digital pulse signal and a second digital pulse signal each comprising the input pulse duration; delaying at least one of the first and the second digital pulse signals by a time delay to obtain respectively a first and a second delayed digital pulse signal, a time delay difference between the first and the second delayed digital pulse signals being substantially equal to the output pulse duration; logically combining the first and the second delayed digital pulse signals to generate the output pulse signal with the output pulse duration smaller than the input pulse duration; and outputting the output pulse signal at an output port.
    Type: Grant
    Filed: August 13, 2009
    Date of Patent: June 18, 2013
    Inventor: Pierre F. Thibault
  • Patent number: 8456217
    Abstract: An interface circuit for controlling a cross-domain signal link between a first circuit domain and a second circuit domain in a circuit may include first and second controllers, each of the first and second controllers including a first input coupled to a first voltage source of the first circuit domain and a second input coupled to a second voltage source of the second circuit domain.
    Type: Grant
    Filed: August 2, 2011
    Date of Patent: June 4, 2013
    Assignee: Analog Devices, Inc.
    Inventors: Stephan Goldstein, Javier Salcedo
  • Patent number: 8427212
    Abstract: Various embodiments associated with methods, apparatuses and systems, digital pulse width modulator (DPWM) comprising a counter logic, including a bitwise negator, and a delay-locked loop (DLL), are disclosed herein. The embodiments may potentially have a shorter processing delay, smaller footprint and/or less power consumption. Other embodiments be also be disclosed or claimed.
    Type: Grant
    Filed: December 20, 2010
    Date of Patent: April 23, 2013
    Assignee: Intel Corporation
    Inventors: Gene A. Frederiksen, Annabelle Pratt, Harish K. Krishnamurthy
  • Patent number: 8421510
    Abstract: Within hard disk drives (HDDs), for example, a preamplifier or preamp is generally used to perform read and write operations with a magnetic head. Typically, for write operations, the preamplifier generates a current waveform that uses a DC current to polarize magnetic elements within the disk and overshoot components to compensate for frequency dependent attenuation in the interconnect between the head and preamp. Conventional pulse-shaping circuitry used for this application uses high voltage to accomplish this task. Here, however, pulse-shaping circuitry is provided which can generate a similar waveform using lower voltage (i.e., about 5V) for this application and others.
    Type: Grant
    Filed: May 4, 2011
    Date of Patent: April 16, 2013
    Assignee: Texas Instruments Incorporated
    Inventors: Diptendu Ghosh, Rajarshi Mukhopadhyay, Reza Sharifi
  • Patent number: 8412965
    Abstract: A forward converter circuit includes a transformer having a primary winding and a secondary winding. A first transistor is coupled in series with the primary winding and a second transistor is coupled in series with the secondary winding. A control circuit generating control signals for controlling operation of the first and second transistors. The control signals are generated responsive to the values in certain triggered counting circuits satisfying programmable thresholds.
    Type: Grant
    Filed: January 17, 2012
    Date of Patent: April 2, 2013
    Assignee: STMicroelectronics, Inc.
    Inventor: Thomas L. Hopkins
  • Patent number: 8207771
    Abstract: A duty cycle correcting circuit includes a first duty ratio correcting unit that widens a high-level period of an input clock in response to a detection signal, thereby correcting a duty ratio of the input clock to output a first corrected clock. A second duty ratio correcting unit narrows the high-level period of the input clock in response to the detection signal, thereby correcting the duty ratio of the input clock to output a second corrected clock. A clock selecting unit selectively outputs the first corrected clock or the second corrected clock as an output clock in response to the detection signal. A duty ratio detecting unit detects a duty ratio of the output clock, thereby generating the detection signal.
    Type: Grant
    Filed: January 15, 2010
    Date of Patent: June 26, 2012
    Assignee: Hynix Semiconductor Inc.
    Inventor: Cheul-Hee Koo
  • Patent number: 8207773
    Abstract: A pulse width modulation circuit may generate an adjustable output signal that periodically transitions between a first and a second state with an adjustable duty cycle. A first pulse generator circuit may be configured to generate a first pulse signal that periodically transitions at an adjustable delay with respect to a periodic reference signal. A second pulse generator circuit may be configured to generate a second pulse signal that periodically transitions at an adjustable delay with respect to the periodic reference signal. A logic circuit may be configured to generate the adjustable output signal based on both the first and the second pulse signals.
    Type: Grant
    Filed: July 17, 2009
    Date of Patent: June 26, 2012
    Assignee: Linear Technology Corporation
    Inventor: Andrew Harvey Crofts
  • Publication number: 20120139598
    Abstract: A pulse generator is provided. The pulse generator includes: a time delayed pulse generation unit including a plurality of delay cells for receiving a first pulse having a first pulse width and outputting pulses delayed by a particular time delay value on the basis of one of a rising edge and a falling edge of the first pulse; an edge combiner configured to receive the plurality of time delayed pulses from the time delayed pulse generation unit and generate second pulses having a second pulse width; and a channel selector configured to regulate the number of outputs of the second pulses generated by the edge combiner.
    Type: Application
    Filed: December 2, 2011
    Publication date: June 7, 2012
    Applicants: UNIST Academy-Industry Corporation, Electronics and Telecommunications Research Institute
    Inventors: Jae Hwan KIM, Hyung Soo LEE, Sang Sung CHOI, Kyeong Deok MOON, Yun Ho CHOI, Young Su KIM, Franklin BIEN
  • Patent number: 8140870
    Abstract: A forward converter circuit includes a transformer having a primary winding and a secondary winding. A first transistor is coupled in series with the primary winding and a second transistor is coupled in series with the secondary winding. A control circuit generating control signals for controlling operation of the first and second transistors. The control signals are generated responsive to the values in certain triggered counting circuits satisfying programmable thresholds.
    Type: Grant
    Filed: July 22, 2009
    Date of Patent: March 20, 2012
    Assignee: STMicroelectronics, Inc.
    Inventor: Thomas L. Hopkins
  • Publication number: 20110163788
    Abstract: There is described a method and corresponding pulse generating device, for generating an output pulse signal having an output pulse duration. The method comprises: receiving at an input port an input pulse signal comprising an input pulse duration; duplicating the input pulse signal into a first digital pulse signal and a second digital pulse signal each comprising the input pulse duration; delaying at least one of the first and the second digital pulse signals by a time delay to obtain respectively a first and a second delayed digital pulse signal, a time delay difference between the first and the second delayed digital pulse signals being substantially equal to the output pulse duration; logically combining the first and the second delayed digital pulse signals to generate the output pulse signal with the output pulse duration smaller than the input pulse duration; and outputting the output pulse signal at an output port.
    Type: Application
    Filed: August 13, 2009
    Publication date: July 7, 2011
    Inventor: Pierre F. Thibault
  • Patent number: 7961020
    Abstract: A digital signal converter (CNV) converts a digital input signal (PCM) into a pulse width modulated signal (PWM), which is a binary signal that comprises pulses of varying width. The digital signal converter can operate in a signal mode and a transition mode. In the transition mode, the digital converter provides the pulse width modulated signal (PWM) by applying an anti-transient noise shaping function (NSH2) to a direct current modification signal (SC). In the signal mode, the digital signal converter provides the pulse width modulated signal by applying a signal noise shaping function (NSH1) to the digital input signal.
    Type: Grant
    Filed: March 27, 2007
    Date of Patent: June 14, 2011
    Assignee: NXP B.V.
    Inventors: Lusten L. A. H. Dooper, Arnaud A. P. Biallais
  • Patent number: 7936854
    Abstract: A method and system for cycle slip framing is disclosed. The method includes receiving an asynchronous signal and generating a synchronous pulse after receiving the asynchronous signal. The method further provides that the synchronous pulse be used to affect a bit slip that results in the moving of a character frame in the recovered data of a deserializer. According to one embodiment of the invention, the moving of the character frame is prompted by a single control signal of a clock divider circuit which causes the removal of a single clock cycle of a clock signal supplied to said deserializer.
    Type: Grant
    Filed: April 15, 2008
    Date of Patent: May 3, 2011
    Assignee: Cypress Semiconductor Corporation
    Inventors: Sean Foley, Cazel Lombaard, Tony Blake, Paul Scott, Mohamed Sardi
  • Patent number: 7786781
    Abstract: A pulse width modulation (PWM) device, system and method for high resolution fan control are disclosed. In one embodiment, the method comprises determining a target duty cycle of a PWM signal, determining the number of PWM cycles in the period of the PWM signal, pseudo-randomly selecting a duty cycle for each PWM cycle using one or more look-up tables and generating the PWM signal based on the duty cycle.
    Type: Grant
    Filed: January 29, 2008
    Date of Patent: August 31, 2010
    Assignee: National Semiconductor Corporation
    Inventors: Chungwai Benedict Ng, Eric Tam, Eugene Quan
  • Patent number: 7733143
    Abstract: The present invention implements an apparatus for correcting duty cycle distortion in high speed clock signals. The apparatus includes delay cells that delay each of first and second differential initial clock signals. The apparatus further includes a latch that generates an output clock signal based on the delayed first and second differential initial clock signals. The apparatus further includes a differential feedback buffer that converts the output clock signal into first and second differential feedback signals. The apparatus further includes a feedback circuit that adjusts the delay cells based on the first and second differential feedback signals.
    Type: Grant
    Filed: December 21, 2007
    Date of Patent: June 8, 2010
    Assignee: Agere Systems Inc.
    Inventors: Chunbing Guo, Fuji Yang
  • Patent number: 7675337
    Abstract: A duty cycle correcting circuit includes a first duty ratio correcting unit that widens a high-level period of an input clock in response to a detection signal, thereby correcting a duty ratio of the input clock to output a first corrected clock. A second duty ratio correcting unit narrows the high-level period of the input clock in response to the detection signal, thereby correcting the duty ratio of the input clock to output a second corrected clock. A clock selecting unit selectively outputs the first corrected clock or the second corrected clock as an output clock in response to the detection signal. A duty ratio detecting unit detects a duty ratio of the output clock, thereby generating the detection signal.
    Type: Grant
    Filed: July 25, 2007
    Date of Patent: March 9, 2010
    Assignee: Hynix Semiconductor Inc.
    Inventor: Cheul-Hee Koo
  • Patent number: 7598786
    Abstract: A duty cycle correction circuit comprises a frequency divider, a duty cycle detector and a delay circuit. The frequency divider receives a first clock signal and divides the frequency of the first clock signal to generate a second clock signal. The duty cycle detector receives the second clock signal and a correction clock signal and generates a control signal according to the second clock signal and the correction clock signal. The delay circuit receives the first clock signal and the control signal and adjusts a delay time of a falling edge of the first clock signal according to the control signal to generate the correction clock.
    Type: Grant
    Filed: October 26, 2007
    Date of Patent: October 6, 2009
    Assignee: Nanya Technology Corporation
    Inventor: Wen-Chang Cheng
  • Patent number: 7573309
    Abstract: Disclosed is waveform width adjusting circuit that comprises: a delay circuit having a prescribed delay time is provided in a signal propagation path and a delay adjusting circuit which applies an adjustment in such a manner that when a waveform width extending from either a positive-going transition or a negative-going transition of the signal waveform at an input terminal to the next negative-going transition or positive-going transition is greater than the delay time of the delay circuit, a signal having a reduced waveform width is output, and such that when the waveform width of the signal at the input terminal is less than or equal to the delay time, the waveform width is not reduced and the signal that is output has the waveform width of the original signal. Thus, the waveform width of a signal for which the waveform width is less than a limit is not reduced.
    Type: Grant
    Filed: April 26, 2007
    Date of Patent: August 11, 2009
    Assignee: Elpida Memory, Inc.
    Inventor: Ichiro Abe
  • Patent number: 7508873
    Abstract: A pulse width modulator for use in a digital amplifier, includes a pop noise reducer for reducing pop noise by controlling a width and a phase of a pulse of a PWM signal output from the pulse width modulator, wherein the pop noise reducer contains: a PWM pulse register for storing a width and a phase values of a pulse of the PWM signal; and a pulse generator for outputting the PWM signal according to the values stored in the PWM pulse register. The pulse width modulator reduces pop noise generated when power supply to a digital amplifier is started and interrupted.
    Type: Grant
    Filed: July 28, 2005
    Date of Patent: March 24, 2009
    Assignee: Pulsus Technologies
    Inventors: Tae Ho Kim, Jong Hoon Oh
  • Publication number: 20090051397
    Abstract: A clock pulse generating circuit includes a pulse generator, a clock regulator, and a pre-driver. The pulse generator is configured to vary pulse widths of a rising clock signal and a falling clock signal. The clock regulator is configured to regulate output signals of the pulse generator to prevent an overlap and a duty drop of the output signals of the pulse generator. The pre-driver is configured to output data driving signals according to output signals of the clock regulator.
    Type: Application
    Filed: December 27, 2007
    Publication date: February 26, 2009
    Inventor: Hun Sam Jung
  • Patent number: 7471124
    Abstract: A chopper circuit has a delay circuit that delays a received control signal and a difference detection circuit that detects a difference between a control signal delayed by the delay circuit and the received control signal. A first threshold based on which the delay circuit checks a change in the received control signal and a second threshold based on which the difference detection circuit checks a change in the received control signal are realized with a common threshold.
    Type: Grant
    Filed: June 2, 2006
    Date of Patent: December 30, 2008
    Assignee: Fujitsu Limited
    Inventor: Tomoya Tsuruta
  • Patent number: 7459951
    Abstract: A hybrid digital pulse width modulator can have a delay line with digitally programmable delay cells. The digitally programmable delay cells can be adjusted by a digital correction signal from a delay matching circuit.
    Type: Grant
    Filed: February 22, 2006
    Date of Patent: December 2, 2008
    Assignee: Exar Corporation
    Inventor: Aleksandar Prodic
  • Publication number: 20080136480
    Abstract: An apparatus for extracting a maximum pulse width of a pulse width limiter is provided. The apparatus performs such extraction using a circuit that is configured to eliminate a majority of delay cells. The elimination of delay cells is made possible by replacing an OR gate in the circuit configuration with an edge triggered re-settable latch. The replacement of the OR gate with the edge triggered re-settable latch reduces the amount of chip area used in addition to the power consumption of the circuit.
    Type: Application
    Filed: February 20, 2008
    Publication date: June 12, 2008
    Inventors: David W. Boerstler, Eskinder Hailu, Jieming Qi
  • Patent number: 7372928
    Abstract: A method and system for cycle slip framing is disclosed. The method includes receiving an asynchronous signal and generating a synchronous pulse after receiving the asynchronous signal. The method further provides that the synchronous pulse be used to affect a bit slip that results in the moving of a character frame in the recovered data of a deserializer. According to one embodiment of the invention, the moving of the character frame is prompted by a single control signal of a clock divider circuit which causes the removal of a single clock cycle of a clock signal supplied to said deserializer.
    Type: Grant
    Filed: November 15, 2002
    Date of Patent: May 13, 2008
    Assignee: Cypress Semiconductor Corporation
    Inventors: Sean Foley, Carel Lombaard, Tony Blake, Paul Scott, Mohamed Sardi
  • Patent number: 7358785
    Abstract: An apparatus and method for extracting a maximum pulse width of a pulse width limiter are provided. The apparatus and method of the illustrative embodiments performs such extraction using a circuit that is configured to eliminate the majority of the delay cells utilized in the circuit arrangement described in commonly assigned and co-pending U.S. patent application Ser. No. 11/109,090 (hereafter referred to as the '090 application). The elimination of these delay cells is made possible in one illustrative embodiment by replacing an OR gate in the circuit configuration of the '090 application with an edge triggered re-settable latch. The replacement of the OR gate with the edge triggered re-settable latch reduces the amount of chip area used in addition to the power consumption of the circuit.
    Type: Grant
    Filed: April 6, 2006
    Date of Patent: April 15, 2008
    Assignee: International Business Machines Corporation
    Inventors: David W. Boerstler, Eskinder Hailu, Jieming Qi
  • Patent number: 7317341
    Abstract: A duty correction device includes: a duty correction unit having a plurality of duty correction cells for selectively activating the duty correction cells according to a count signal to adjust a pulse width of an input clock and output the adjusted clock as an output clock; a phase splitter for generating a rising and a falling clocks by phase-splitting the output clock; a DCC pumping unit for generating a rising and a falling duty ratio correction signals according to a reset signal; a voltage comparing unit for generating counting increase and decrease signals according to a result of comparing the rising and the falling duty ratio correction signals in response to a comparison control signal; a comparison control unit for generating the comparison control signal and the reset signal; and a counter for increasing/decreasing a value of the count signal according to the counting increase and decrease signals.
    Type: Grant
    Filed: December 29, 2005
    Date of Patent: January 8, 2008
    Assignee: Hynix Semiconductor, Inc.
    Inventor: Kwang-Jun Cho
  • Patent number: 7310010
    Abstract: A duty cycle corrector includes a first controllable delay, a second controllable delay, a phase detector, and a compensation circuit. The first controllable delay is configured to delay a first signal to provide a second signal. The second controllable delay is configured to delay the second signal to provide a third signal. The phase detector is configured to adjust the first controllable delay and the second controllable delay to phase lock the third signal to the first signal. The compensation circuit is configured to compensate for a mismatch between the first controllable delay and the second controllable delay to provide a fourth signal in response to the first signal and a fifth signal approximately 180 degrees out of phase with the fourth signal in response to the second signal.
    Type: Grant
    Filed: April 13, 2006
    Date of Patent: December 18, 2007
    Assignee: Infineon Technologies AG
    Inventors: Alessandro Minzoni, Jonghee Han
  • Patent number: 7307461
    Abstract: A system and method for configuring a receiver such that the duty cycle of the receiver clock accurately matches the duty cycle of the data signal received. This adaptive system and method calibrates a receiver's duty cycle to optimize the receiver timing margin for different data signal types and different slave devices. In one embodiment, a duty cycle correction circuit matches the receiver clock to a predetermined duty cycle. The receiver clock is then configured to have a duty cycle skewed from the predetermined duty cycle based on the specific data signal received. In a receiver system utilizing a clock tree, individual branches of the clock tree are configured to have respective duty cycles skewed to match the duty cycle of a data signal received from a specific transmitting device.
    Type: Grant
    Filed: September 12, 2003
    Date of Patent: December 11, 2007
    Assignee: Rambus Inc.
    Inventors: Huy Nguyen, Roxanne Vu, Leung Yu, Benedict Lau
  • Patent number: 7298193
    Abstract: Embodiments may include a duty cycle controller to adjust the duty cycle of the clock signal based upon a delay signal and an input clock signal. A duty cycle detector may determine signals with frequencies based upon the duty cycle of the output signal and a correction module may compare the frequencies of the detector signals to generate the delay signal. In some embodiments, once the duty cycle of the output clock signal reaches the desired duty cycle such as fifty percent, the correction module may be turned off.
    Type: Grant
    Filed: March 16, 2006
    Date of Patent: November 20, 2007
    Assignee: International Business Machines Corporation
    Inventors: Kanak B. Agarwal, Robert K. Montoye
  • Patent number: 7282976
    Abstract: The present invention related to an apparatus and a method for increasing a voltage level of duty correction voltages to a predetermined level during a predetermined time in a delay locked loop. An apparatus, included in a delay locked loop, includes a control block for generating a control signal keeping a first logic state during the predetermined time in response to a reset signal resetting the delay locked loop; and a voltage supplier for supplying the duty correction voltage with a supply voltage during the predetermined time in the control signal, wherein the duty correction voltage is for correcting a duty cycle of a clock signal used in the delay locked loop.
    Type: Grant
    Filed: June 23, 2004
    Date of Patent: October 16, 2007
    Assignee: Hynix Semiconductor Inc.
    Inventor: Sang-Wook Park
  • Patent number: 7282977
    Abstract: Enclosed is a duty cycle correction device for correcting a duty cycle of a clock signal output from a delay locked loop circuit. The duty cycle correction device includes a mixer for mixing phases of the first and second clock signals, thereby outputting a first signal, a phase splitter receiving the first signal and outputting a third clock signal, a duty detection unit receiving the third and fourth clock signals to detect a difference between duty cycles of the third and fourth clock signals, a combination unit for outputting a second signal, a shift register for outputting a first control signal, a phase detection unit receiving the first and second clock signals and outputting a second control signal representing a difference between duty cycles of the first and second clock signals. The mixer adjusts a mixing ratio by using the first and second control signals.
    Type: Grant
    Filed: June 28, 2006
    Date of Patent: October 16, 2007
    Assignee: Hynix Semiconductor Inc.
    Inventor: Hyun Woo Lee
  • Patent number: 7199633
    Abstract: A method for generating short electric pulses, comprising the steps of generating a control pulse, feeding the control pulse to a bipolar transistor, which subsequently emits an output signal with a steep switch-off side by exploiting the charge storage effect of the bipolar transistor, and differentiating the output signal with the steep switch-off side so that short primary pulses are generated. An electric pulse generator is also disclosed.
    Type: Grant
    Filed: September 24, 2004
    Date of Patent: April 3, 2007
    Assignee: Krohne A.G.
    Inventors: Michael Gerding, Burkhard Schiek, Thomas Musch
  • Patent number: 7180347
    Abstract: Systems and methods are disclosed for minimizing nth-order harmonic associated with a square wave clock signal having a predetermined frequency and duty cycle. The system changes the duty cycle of the clock to eliminate or suppress the nth-order harmonic of the clock; and generates a low-interference clock having the changed duty cycle while keeping the predetermined frequency.
    Type: Grant
    Filed: December 6, 2005
    Date of Patent: February 20, 2007
    Inventor: Masoud Azmoodeh
  • Patent number: 7151394
    Abstract: The present invention provides an inverter controller comprising a drive circuit that generates a plurality of switch drive signals for inverter applications. In some exemplary embodiments, the drive circuit operates by reversing the command level of an error signal. In other embodiments, the drive circuit operates by using a half period of a sawtooth signal. In still other embodiments, the drive circuit operates by using a double period opposite shifting pulses method. The present invention also provides a PWM signal generator circuit that generates periodic PWM switch drive signals symmetrical to the minimum or maximum of a sawtooth waveform.
    Type: Grant
    Filed: May 16, 2005
    Date of Patent: December 19, 2006
    Assignee: O2Micro International Limited
    Inventors: Virgil Ioan Gheorghiu, Da Liu
  • Patent number: 7091762
    Abstract: Systems and methods are disclosed for minimizing nth-order harmonic associated with a square wave clock signal having a predetermined frequency and a duty cycle. The system changes the duty cycle of the clock to eliminate or suppress the nth-order harmonic of the clock; and generates a low-interference clock having the changed duty cycle while keeping the predetermined frequency.
    Type: Grant
    Filed: October 9, 2001
    Date of Patent: August 15, 2006
    Assignee: Gallitzin Allegheny LLC
    Inventor: Masoud Azmoodeh
  • Patent number: 6943603
    Abstract: A pulse generating circuit generates a pulse with a desired pulse width even when a process parameter for manufacturing fluctuates or a source voltage varies. The pulse generating circuit includes a first voltage outputting section having a first delay circuit and operating to output a first voltage changing from a high level towards a low level based on a first time constant according to a one-shot pulse, a second voltage outputting section having a second delay circuit and operating to output a second voltage changing from a low level towards a high level based on a second time constant according to the one-shot pulse, and a differential circuit to generate a pulse with a pulse width corresponding to a period from a time point of inputting the one-shot pulse to a cross time point when the first voltage coincides with the second voltage.
    Type: Grant
    Filed: September 2, 2003
    Date of Patent: September 13, 2005
    Assignee: NEC Electronics Corporation
    Inventor: Toshikatsu Jinbo
  • Patent number: 6924681
    Abstract: Efficient PAM transmit modulation is provided by a PAM modulator that includes an oscillator (404) that provides a clock signal, CKV, (408). The clock signal 408 and a delayed version (CKV_DLY) 420 of the clock signal are provided to a logic gate (414). The output of logic gate (414) is used as a power amplifier input signal (PA_IN) for radio frequency power amplifier (416). Depending on the relative time delay of the CKV clock signal (408) and the CKV_DLY delayed clock signal (420), the timing and duty cycle of the logic gate (414) duty cycle can be controlled. The duty cycle or pulse-width variation affects the turn-on time of the power amplifier (416); thereby establishing the RF output amplitude.
    Type: Grant
    Filed: May 22, 2002
    Date of Patent: August 2, 2005
    Assignee: Texas Instruments Incorporated
    Inventors: Robert B. Staszewski, Dirk Leipold, Kenneth J. Maggio
  • Patent number: 6903590
    Abstract: A pulse generating circuit that has a reset pulse generation circuit configured to output a reset pulse when an input signal changes from a first state to a second state and a set pulse generation circuit configured to output a set pulse when the input signal changes from the second state to the first state is provided. This reset/set pulse generation circuits each comprise a CMOS inverter and a delay unit. The delay unit includes a capacitor chargeable/dischargeable in response to an output signal of the CMOS inverter to output a delayed output signal. In the reset pulse generator circuit, its capacitor is connected between the CMOS inverter's output end and the power supply line. The set pulse generator circuit's capacitor is coupled between the CMOS inverter's output end and the ground line. The inverter circuit sets the output end at the power supply line before the state change of the input signal and sets this output end at the ground potential after the state change of the input signal.
    Type: Grant
    Filed: May 22, 2003
    Date of Patent: June 7, 2005
    Assignee: Kabushiki Kaisha Toshiba
    Inventor: Shinobu Indoh