Dynamic Bistable Patents (Class 327/200)
-
Patent number: 8421513Abstract: A master-slave flip-flop circuit comprises a master stage for retaining a master signal, a slave stage for retaining a slave signal and a retention stage. During a normal mode of operation, the retention stage captures a retention signal having a value dependent upon the slave signal. During a retention mode of operation, the retention stage isolates the retention signal from changes in the stage signal and retains the retention signal. During the retention mode the retention stage also provides a master restore signal to the master stage and provides a slave restore signal to the slave stage. The master restore signal and the slave restore signal have values dependent on the retention signal for configuring the master stage and slave stage such that the master and slave signals have values corresponding to the retention signal.Type: GrantFiled: June 1, 2011Date of Patent: April 16, 2013Assignee: ARM LimitedInventor: Sumana Pal
-
Publication number: 20130088273Abstract: Implementations of the present disclosure involve a semi-dynamic flip-flop circuit incorporating a partially floating evaluation window that provides a faster data to output delay, a PMOS keeper device may be placed in series with an existing keeper circuit of the semi-dynamic flip-flop circuit. The gate of the PMOS series keeper device may be connected to a shut-off signal of the semi-dynamic flip-flop circuit that provides a three gate delay, self-timed positive pulse to control the keeper circuit. The PMOS series keeper device effectively turns off the keeper circuit when the clock signal rises but turns in back on after a three gate delay to sustain the precharge state of the dynamic node. The effective turning on and off of the keeper circuit portion may decrease the data to output delay of the flip-flop, resulting in higher performing microprocessors.Type: ApplicationFiled: October 11, 2011Publication date: April 11, 2013Applicant: Oracle International CorporationInventor: Harikaran Sathianthan
-
Patent number: 8373483Abstract: One embodiment of the present invention sets forth a technique for capturing and holding a level of an input signal using a low-clock-energy latch circuit that is fully static. The clock is only coupled to a first clock-activated pull-up or pull-down transistor and a second clock-activated pull-down or pull-up transistor. The level of the input signal is captured by a storage sub-circuit on one of the rising or the falling clock edge and stored to generate an output signal until the clock transitions. The level of the input signal is propagated to the output signal when the storage sub-circuit is not enabled. The storage sub-circuit is enabled and disabled by the first clock-activated transistor and a propagation sub-circuit is activated and deactivated by the second clock-activated transistor.Type: GrantFiled: February 15, 2011Date of Patent: February 12, 2013Assignee: NVIDIA CorporationInventor: William J. Dally
-
Patent number: 8253464Abstract: A multi-threshold complementary metal-oxide semiconductor technology (MTCMOS technology) master slave flip-flop with a single clock signal includes a master storage element configured to store an input data in response to a clock signal transition and a slave storage element configured to receive data from the master storage element and to output the received data in response to an opposite clock signal transition. The master storage element includes low threshold voltage transistors, the slave storage element includes high threshold voltage transistors, and the master and the slave storage elements are provided with a single clock signal.Type: GrantFiled: June 30, 2010Date of Patent: August 28, 2012Assignee: STMicroelectronics International N.V.Inventor: Abhishek Jain
-
Publication number: 20120154007Abstract: A semiconductor circuit of the present invention comprises a capacitor for charging ON driven electric charges in response to an ON driving signal, a capacitor for charging OFF driven electric charges in response to an OFF driving signal, a signal generating circuit for generating a first trigger signal in response to the ON driving signal, a signal generating circuit for generating a second trigger signal in response to the OFF driving signal, a discharging circuit for discharging the ON driven electric charges in response to the second trigger signal, and a discharging circuit for discharging the OFF driven electric charges in response to the first trigger signal. With this configuration, it is possible to provide a semiconductor circuit and a semiconductor device both of which have a general-purpose malfunction prevention function by which a malfunction due to dV/dt can be prevented without being affected by any external factor.Type: ApplicationFiled: September 9, 2011Publication date: June 21, 2012Applicant: MITSUBISHI ELECTRIC CORPORATIONInventors: Motoki IMANISHI, Kenji Sakai, Yoshikazu Tanaka, Kyouko Oyama
-
Patent number: 8115530Abstract: Configurable time-borrowing flip-flops may be based on configurable pulse generation circuitry and pulse latches. The circuitry may use a self-timed architecture that controls the width of clock pulses that are generated so that the pulse latches that are controlled by the clock pulses exhibit a reduced risk of race through conditions. Latch circuitry may be provided that is based on a pulse latch and an additional latch connected in series with the pulse latch. In situations in which there is a potential for race through conditions on an integrated circuit, the additional latch may be switched into use to convert the latch circuitry into an edge-triggered flip flop. Clock trees may be provide with configurable shorting structures that help to reduce clock skew. Low-contention clock drivers may drive signals onto the clock tree paths.Type: GrantFiled: December 22, 2010Date of Patent: February 14, 2012Assignee: Altera CorporationInventors: David Lewis, David Cashman, Jeffrey Christopher Chromczak
-
Patent number: 8085076Abstract: A disclosed embodiment is a data retention flip flop comprising master and slave circuits that are configured to be turned off when a single sleep mode signal is activated. The disclosed embodiment also comprises an always-on balloon circuit coupled to the master circuit, where the always-on balloon circuit includes a common sub-circuit shared with the master circuit. The master circuit writes into the always-on balloon circuit when the single sleep mode signal is activated, and the master circuit reads from the always-on balloon circuit when the single sleep mode signal is deactivated. The always-on balloon circuits comprises high threshold voltage transistors, while the slave circuit comprises low threshold voltage transistors. The master and slave circuits have no leakage current, or substantially no leakage current, after the single sleep mode signal is activated.Type: GrantFiled: July 3, 2008Date of Patent: December 27, 2011Assignee: Broadcom CorporationInventors: Gregory Djaja, Karthik Chandrasekharan
-
Patent number: 8072252Abstract: A compound logic flip-flop. The flip-flop includes a plurality of input stages, wherein each of the input stages is coupled to receive at least one input signal and a clock signal. Each of the plurality of input (i.e. ‘master’) stages is configured to perform a corresponding input logic function during a first phase of a clock cycle and to store a result of the corresponding input logic function. The flip-flop further includes an output (i.e. ‘slave’) stage coupled to receive the clock signal and the results of the input logic functions from each of the plurality of input stages. The output stage is configured, during a second phase of the clock cycle, to logically combine the results of the input logic functions by performing an output logic function and provide an output signal based on a result of the output logic function.Type: GrantFiled: July 11, 2008Date of Patent: December 6, 2011Assignee: Advanced Micro Devices, Inc.Inventor: Daniel W. Bailey
-
Patent number: 8067970Abstract: Various types of memory circuits are described. A memory circuit may include a state-storage feedback loop coupled to a clock input and to a data input. The data input is introduced into the feedback loop at multiple points, and propagated in parallel from those points to other points in the feedback loop.Type: GrantFiled: March 31, 2006Date of Patent: November 29, 2011Inventor: Robert P. Masleid
-
Patent number: 8030969Abstract: In a dynamic flip-flop circuit with a data selection function, for example, when data having an H value has been selected using a selection signal S0, a first node N1 is L and a second node N2 of a second dynamic circuit 1B is H, so that an output signal Q has an H level. In this case, when none of a plurality of pieces of data D0 to D2 is selected using selection signals S0 to S2, the first node N1 is H, so that the electric charge of the second node N2 is discharged and the output signal Q erroneously has an L level. However, in this case, an output node N3 is H and a fourth node N4 is L, so that an n-type transistor Tr6 of the second dynamic circuit 1B is turned OFF, thereby preventing the second node N2 from being discharged. Therefore, a normal operation is performed while securing a satisfactorily high-speed operation even when none of the pieces of data is selected.Type: GrantFiled: November 12, 2010Date of Patent: October 4, 2011Assignee: Panasonic CorporationInventor: Masaya Sumita
-
Patent number: 8026752Abstract: Disclosed is a delay circuit. The delay circuit includes a pulse generating unit, a timing adjusting unit, and a pulse width adjusting unit. The pulse generating unit is configured to generate a pulse signal having a preset width in response to a rising edge of an input signal. The timing adjusting unit is configured to activate an output signal in response to the pulse signal after a predetermined time has lapsed. The pulse width adjusting unit is configured to adjust a pulse width of the output signal in response to the activation of the output signal.Type: GrantFiled: June 30, 2009Date of Patent: September 27, 2011Assignee: Hynix Semiconductor Inc.Inventor: Yun Seok Hong
-
Publication number: 20110210775Abstract: A latch circuit. The latch circuit may include an input circuit, a precharge circuit, and a transfer circuit. The precharge circuit may precharge a first node during a first phase of a clock signal. Based on an input signal received at a first logic value, the input signal may drive the first node to a second logic value during the second clock phase. The transfer circuit may include a discharge circuit that is active during an evaluation phase beginning at a delay time subsequent to the clock signal entering the second phase and ending when the clock signal re-enters the first phase. The transfer circuit may also include pull-up and pull-down transistors, one of which may drive a logic value to a second node during the evaluation phase.Type: ApplicationFiled: February 26, 2010Publication date: September 1, 2011Inventors: Khurram Z. Malik, Andrew L. Arengo
-
Patent number: 7990180Abstract: A fast dynamic register circuit including first and second precharge circuits, a keeper circuit and an output circuit. The first and second precharge circuits each precharge a corresponding one of a pair of precharge nodes and cooperate to minimize setup and hold times. If an input data node is low when the clock goes high, the first precharge node remains high causing the second precharge node to be discharged. Otherwise if the input node is high, the first precharge node is discharged and the second remains charged. Once either precharge node is discharged, the output state of the register remains fixed until the next rising clock edge independent of changes of the input data node. The fast dynamic register may be implemented with multiple inputs to perform common logic operations, such as OR, NOR, AND and NAND logic operations.Type: GrantFiled: September 9, 2009Date of Patent: August 2, 2011Assignee: VIA Technologies, Inc.Inventors: James R. Lundberg, Imran Qureshi
-
Patent number: 7982503Abstract: A logic circuit includes a control circuit including a first logic gate to receive a selection signal and a first input signal and to output a pulse control signal and a second logic gate to receive the pulse control signal, a clock signal, and a delayed clock signal and to output a pulse signal, and a multiplexing logic circuit to receive the selection signal and the pulse signal from the control circuit, to receive at least one second, static input signal, and to output a signal corresponding to one of the first input signal and the second, static input signal based on the state of the selection signal.Type: GrantFiled: June 14, 2010Date of Patent: July 19, 2011Assignee: Samsung Electronics Co., Ltd.Inventor: Min-Su Kim
-
Patent number: 7969210Abstract: A master stage 101 comprises a differential circuit composed of transistors 1 and 2, a differential circuit composed of transistors 3 and 4, a differential circuit composed of transistors 5 and 6, a load circuit 7 (a first load circuit), a load circuit 8 (a second load circuit), and a current source transistor 9. The load circuit 7 (the first load circuit) is composed of an inductor 7A (a first inductor), an inductor 7B (a fifth inductor), and a capacity 7C (a first capacity). The inductor 7B and capacity 7C cooperates together in forming a parallel resonance circuit (a first LC parallel resonance circuit), while the parallel resonance circuit is connected in series to the inductor 7A.Type: GrantFiled: September 1, 2006Date of Patent: June 28, 2011Assignee: Panasonic CorporationInventors: Yoshifumi Hosokawa, Noriaki Saito, Yoshito Shimizu
-
Patent number: 7924057Abstract: DPA-resistant logic circuits and routing are described. An architecture and methodology are suitable for integration in a common automated EDA design tool flow. The architecture and design methodology can be used in logic circuits, gate arrays, FPGAs, cryptographic processors, etc. In one embodiment, the implementation details of how to create a secure encryption module can be hidden from the designer. The designer is thus, able to write the code for the design of DPA-resistant logic circuits using the same design techniques used for conventional logic circuits. Contrary to other complicated DPA -blocking techniques, the designer does not need specialized knowledge and understanding of the methodology. In one embodiment, the automated design flow generates a secure design from a Verilog or VHDL netlist. The resulting encryption module has a relatively constant power consumption that does not depend on the input signals and is thus relatively independent of which logic operations are performed.Type: GrantFiled: February 11, 2005Date of Patent: April 12, 2011Assignee: The Regents of the University of CaliforniaInventors: Ingrid Verbauwhede, Kris J. V. Tiri
-
Publication number: 20110063008Abstract: In a dynamic flip-flop circuit with a data selection function, for example, when data having an H value has been selected using a selection signal S0, a first node N1 is L and a second node N2 of a second dynamic circuit 1B is H, so that an output signal Q has an H level. In this case, when none of a plurality of pieces of data D0 to D2 is selected using selection signals S0 to S2, the first node N1 is H, so that the electric charge of the second node N2 is discharged and the output signal Q erroneously has an L level. However, in this case, an output node N3 is H and a fourth node N4 is L, so that an n-type transistor Tr6 of the second dynamic circuit 1B is turned OFF, thereby preventing the second node N2 from being discharged. Therefore, a normal operation is performed while securing a satisfactorily high-speed operation even when none of the pieces of data is selected.Type: ApplicationFiled: November 12, 2010Publication date: March 17, 2011Applicant: PANASONIC CORPORATIONInventor: Masaya SUMITA
-
Patent number: 7904847Abstract: This invention provides a method for determining leakage current in a CMOS circuit having several devices. It includes the steps of reading a netlist which describes the circuit and includes information on both these devices in the circuit and how these devices are interconnected. Next, an input signal state data file is generated which provides all of the possible input states for the circuit. A determination is made of which devices in the circuit are in an OFF state for each of the input signal states provided. Then the leakage current for each of these devices in the OFF state is computed for each of the input signal states.Type: GrantFiled: February 18, 2008Date of Patent: March 8, 2011Assignee: International Business Machines CorporationInventors: Anthony Correale, Jr., Nishith Rohatgi, Benjamin John Bowers
-
Publication number: 20110001534Abstract: A voltage generator capable of preventing latch-up is disclosed. The voltage generator includes a positive charge pump unit, a negative charge pump unit, a second stage charge pump unit, and a control unit. The positive charge pump unit is utilized for generating a positive charge pump voltage according to a first enable signal. The negative charge pump is utilized for generating a negative charge pump voltage according to a second enable signal. The second stage charge pump unit is utilized for generating a gate-on voltage and a gate-off voltage according to a third enable signal and a fourth enable signal. The control unit is utilized for generating the first enable signal, the second enable signal, the third enable signal, and the fourth enable signal and make the second stage charge pump unit generate the gate-on voltage (or the gate-off voltage) in a successively-increasing (or decreasing) manner.Type: ApplicationFiled: January 4, 2010Publication date: January 6, 2011Inventors: Chen-Jung Chuang, Chin-Yuan Tu, Cheng-Chung Huang, Hong-Jun Hsiao
-
Patent number: 7859310Abstract: In a dynamic flip-flop circuit with a data selection function, for example, when data having an H value has been selected using a selection signal S0, a first node N1 is L and a second node N2 of a second dynamic circuit 1B is H, so that an output signal Q has an H level. In this case, when none of a plurality of pieces of data D0 to D2 is selected using selection signals S0 to S2, the first node N1 is H, so that the electric charge of the second node N2 is discharged and the output signal Q erroneously has an L level. However, in this case, an output node N3 is H and a fourth node N4 is L, so that an n-type transistor Tr6 of the second dynamic circuit 1B is turned OFF, thereby preventing the second node N2 from being discharged. Therefore, a normal operation is performed while securing a satisfactorily high-speed operation even when none of the pieces of data is selected.Type: GrantFiled: April 27, 2009Date of Patent: December 28, 2010Assignee: Panasonic CorporationInventor: Masaya Sumita
-
Patent number: 7843243Abstract: Example embodiments relate to an electronic circuit, for example, a flip-flop circuit, a pipeline circuit including the flip-flop circuit and a method for operating the flip-flop circuit. A flip-flop circuit may include a precharge transistor configured to precharge an internal node to a first power supply voltage in response to a clock signal, a first pull-down unit configured to pull down a voltage of the internal node to a second power supply voltage, a pull-up transistor configured to pull up a voltage of an output node to the first power supply voltage in response to the voltage of the internal node, and a second pull-down unit configured to pull down the voltage of the output node to the second power supply voltage. The pipeline circuit may include a pulse generating circuit, a first flip-flop group, a combination logic circuit, and a second flip-flop group.Type: GrantFiled: August 11, 2008Date of Patent: November 30, 2010Assignee: Samsung Electronics Co., Ltd.Inventor: Min-su Kim
-
Patent number: 7830176Abstract: A signal line 12 has at a first location a first driver 14 to drive a first signal level on that signal line 12. A second driver 16 is provided at a second location, separated from the first location, and serves to drive the line signal to a different value from that driven by the first driver 14. Associated with each of these drivers 14, 16 are respective keeper circuits 18, 20, 22; 24, 26, 28 serving to maintain the signal value driven by the respective remote driver 16; 14. Thus, the first keeper 18, 20, 22 local to the first driver 14 serves to maintain the signal value driven by the second driver 16. The keepers 18, 20, 22; 24, 26, 28 are disabled by the control signal which enables their local driver 14; 16 and thus do not contend with the change being driven by their local driver 14, 16.Type: GrantFiled: July 27, 2006Date of Patent: November 9, 2010Assignee: ARM LimitedInventors: Betina Hold, Stuart Siu
-
Patent number: 7816964Abstract: The pulse generation circuit generates a first pulse signal and a complementary second pulse signal. The first and second pulse signals are activated simultaneously in a normal mode and activated selectively in response to a test input signal in a test mode. A multiplexing input circuit selects and outputs one of a data input signal and a test input signal as a latch input signal in response to the first pulse signal and the second pulse signal. The latch input signal corresponds to the data input signal in the normal mode and corresponds to the test input signal in the test mode. The latching circuit latches the latch input signal to generate data output signal. The length of data transfer path is reduced, and DtoQ delay can be decreased.Type: GrantFiled: October 22, 2008Date of Patent: October 19, 2010Assignee: Samsung Electronics Co., Ltd.Inventor: Min-Su Kim
-
Patent number: 7768331Abstract: A system for storing state values during standby mode operation comprises a master flip flop that receives and stores state information during active mode operation and an associated slave flip flop that receives and stores state information during active mode and standby mode operation. The system further comprises a standby mode control circuit to control the state of the master and slave flip flops during active and standby mode operation based on at least two control signals. A first transfer gate determines the current flow to and from the master flip flop based on the output of the standby mode control circuit. Similarly, a second transfer gate determines current flow to and from the slave flip flop based on the output of the standby mode control circuit. A first power supply powers the master flip flop during active mode operation.Type: GrantFiled: January 23, 2008Date of Patent: August 3, 2010Assignee: Marvell International Ltd.Inventor: Manish Biyani
-
Patent number: 7764100Abstract: A DFLOP circuit for an EAIC system includes a resolver. The resolver includes a signal transmission controller that is activated under the control of an internal clock signal to receive and transmit an input signal, and a precharge unit that is activated in response to the internal clock signal to precharge an output node of the signal transmission controller.Type: GrantFiled: July 10, 2008Date of Patent: July 27, 2010Assignee: Hynix Semiconductor Inc.Inventor: Seon-Kwang Jeon
-
Patent number: 7746138Abstract: A plurality of flip-flop circuits, having different circuit configurations, which perform an identical digital signal processing are mixed on a single semiconductor substrate. A first flip-flop circuit among the plurality of flip-flop circuits receives a clock signal supplied from outside the flip-flop circuits, through at least two stage inverters, and operates with clock signals outputted from the inverters. A second flip-flop circuit receives the clock signal supplied from outside the flip-flop circuits through at least one inverter having a less number of stages than the number of stages of the inverter contained in the first flip-flop circuit, and operates with at least one of the clock signal and a clock signal outputted from the inverter.Type: GrantFiled: March 7, 2008Date of Patent: June 29, 2010Assignee: Sanyo Electric Co., Ltd.Inventors: Satoru Sekine, Yoshitaka Ueda, Takashi Asano, Shinji Furuichi, Atsushi Wada
-
Patent number: 7746137Abstract: A method is disclosed that includes propagating data via a first data path of a sequential circuit element in response to a clock signal received at a single clocked transistor of the sequential circuit element. The method also includes retaining information related to the data propagated via the first path at a retention circuit element of a second data path, where the first data path includes a first transistor that is responsive to an output of the single clocked transistor. The first transistor has a higher current flow capacity than a second transistor associated with the second data path.Type: GrantFiled: August 28, 2007Date of Patent: June 29, 2010Assignee: QUALCOMM IncorporatedInventors: Martin Saint-Laurent, Baker Mohammad, Paul Bassett
-
Patent number: 7688125Abstract: Various systems and methods for comparing signals are disclosed herein. For example, some embodiments of the present invention provide comparator circuits with a preamplifier circuit, a latch circuit and a current re-use circuit. The current re-use circuit applies a current to the preamplifier circuit during a transparent phase, and applies a similar current to the latch circuit during a latch phase.Type: GrantFiled: January 25, 2007Date of Patent: March 30, 2010Assignee: Texas Instruments IncorporatedInventor: Robert F. Payne
-
Patent number: 7671652Abstract: A logic circuit is provided with a first differential transistor pair (Q1, Q2) operable in response to a data signal input thereto; a current source for supplying a current to the first differential transistor pair (Q1, Q2); a first transistor (Q5) connected between a common emitter of the first differential transistor pair (Q1, Q2) and the current source, and operable in response to a clock signal input thereto; and a first potential stabilizing circuit (30a) connected to a first junction between the common emitter of the first differential transistor pair (Q1, Q2) and a collector of the first transistor (Q5), for stabilizing a potential at said first junction.Type: GrantFiled: October 4, 2005Date of Patent: March 2, 2010Assignee: NEC CorporationInventor: Yasushi Amamiya
-
Patent number: 7671641Abstract: A frequency divider includes a first latch and a second latch. The first latch is configured to receive a clock signal. The first latch is cross-coupled to the second latch. The second latch includes a circuit configured as a low-pass filter. The second latch further includes a differential pair of transistors. Each of the transistors include a drain, a source and a gate. The gates of the at least two transistors configured to receive a signal generated by the first latch. Additionally, the gates of the at least two other transistors are coupled to a control signal for determining a low-pass characteristic of the second latch.Type: GrantFiled: March 4, 2005Date of Patent: March 2, 2010Assignee: ST-Ericsson SAInventors: Mustafa Acar, Dominicus Martinus Wilhelmus Leenaerts, Bram Nauta
-
Patent number: 7642813Abstract: The invention includes an error correcting logic system that allows critical circuits to be hardened with only one redundant unit and without loss of circuit performance. The system provides an interconnecting gate that suppresses a fault in one of at least two redundant dynamic logic gates that feed to the interconnecting gate. The system is applicable to dynamic or static logic systems. The system prevents propagation of a fault, and addresses not only soft errors, but noise-induced errors. Also, there is provided a design structure embodied in a machine readable medium used in a design process, and which includes such error correcting logic system.Type: GrantFiled: September 6, 2007Date of Patent: January 5, 2010Assignee: International Business Machines CorporationInventors: Kerry Bernstein, Philip G. Emma, John A. Fifield, Paul D. Kartschoke, William A. Klaasen, Norman J. Rohrer
-
Patent number: 7626433Abstract: A flip-flop circuit arrangement having a total of four differential amplifiers (1, 2, 3, 4), which are connected to one another to produce a D flip-flop, is specified. According to the suggested principle, the two shared emitter nodes (E1, E2) of the differential amplifiers (1, 2, 3, 4) are connected via a switch pair (S1, S2) to supply potential and are activated by a differential input clock signal at a control input (CN, CP). The present flip-flop circuit is operable using especially low supply voltage (VCC) and is preferably suitable for constructing frequency dividers or shift registers.Type: GrantFiled: February 19, 2004Date of Patent: December 1, 2009Assignee: Austriamicrosystems AGInventor: Wolfgang Hoess
-
Patent number: 7612594Abstract: A latch circuit includes first, second, and third inverter circuits, a switching element, and a capacitor element. The first inverter circuit and the second inverter circuit are cross-connected to each other. The third inverter circuit logically inverts an output from the first inverter circuit. The switching element is connected between the output terminal of the second inverter circuit and the output terminal of the third inverter circuit. The capacitor element is connected between the output terminal of the third inverter circuit and a reference voltage node.Type: GrantFiled: August 16, 2007Date of Patent: November 3, 2009Assignee: Panasonic CorporationInventor: Kouhei Fukuoka
-
Publication number: 20090206880Abstract: In a dynamic flip-flop circuit with a data selection function, for example, when data having an H value has been selected using a selection signal S0, a first node N1 is L and a second node N2 of a second dynamic circuit 1B is H, so that an output signal Q has an H level. In this case, when none of a plurality of pieces of data D0 to D2 is selected using selection signals S0 to S2, the first node N1 is H, so that the electric charge of the second node N2 is discharged and the output signal Q erroneously has an L level. However, in this case, an output node N3 is H and a fourth node N4 is L, so that an n-type transistor Tr6 of the second dynamic circuit 1B is turned OFF, thereby preventing the second node N2 from being discharged. Therefore, a normal operation is performed while securing a satisfactorily high-speed operation even when none of the pieces of data is selected.Type: ApplicationFiled: April 27, 2009Publication date: August 20, 2009Applicant: PANASONIC CORPORATIONInventor: Masaya SUMITA
-
Patent number: 7548103Abstract: A storage device and methods thereof are disclosed. The device includes a clock control module and a latch. During normal operation, the clock control module provides a periodic clock signal to a clock input of the latch, allowing the latch to operate normally. In a low power mode of operation, the clock control module provides a constant signal to the clock input of the latch so that the latch retains stored data during the low power mode of operation. The storage device can also include a power control module that provides a first power level to the latch in the normal mode of operation and a second power level during the second mode of operation.Type: GrantFiled: October 26, 2006Date of Patent: June 16, 2009Assignee: Freescale Semiconductor, Inc.Inventors: Ravindraraj Ramaraju, David R. Bearden
-
Patent number: 7541841Abstract: In a dynamic flip-flop circuit with a data selection function, for example, when data having an H value has been selected using a selection signal S0, a first node N1 is L and a second node N2 of a second dynamic circuit 1B is H, so that an output signal Q has an H level. In this case, when none of a plurality of pieces of data D0 to D2 is selected using selection signals S0 to S2, the first node N1 is H, so that the electric charge of the second node N2 is discharged and the output signal Q erroneously has an L level. However, in this case, an output node N3 is H and a fourth node N4 is L, so that an n-type transistor Tr6 of the second dynamic circuit 1B is turned OFF, thereby preventing the second node N2 from being discharged. Therefore, a normal operation is performed while securing a satisfactorily high-speed operation even when none of the pieces of data is selected.Type: GrantFiled: October 17, 2006Date of Patent: June 2, 2009Assignee: Panasonic CorporationInventor: Masaya Sumita
-
Patent number: 7525371Abstract: A multi-threshold CMOS system and method controls a state of respective blocks individually. Each block includes a logic circuit having a logic transistor and a control transistor connected between the logic circuit and a power line connected to one of a ground and a power source. The control transistor has a higher threshold than the logic transistor. The blocks are controlled by generating an individual block ON/OFF signal for each block, generating an individual control signal in response to the individual block ON/OFF signal, supplying the individual control signal to the control transistor and controlling voltage supply to the logic circuit within each block in accordance with the individual control signal.Type: GrantFiled: December 6, 2005Date of Patent: April 28, 2009Assignee: Samsung Electronics Co., Ltd.Inventor: Sung-Hoon Cho
-
Patent number: 7501871Abstract: A latch circuit comprising, a differential input with a non-inverting input (D+) and an inverting input (D?). The latch further comprises a differential output with a non-inverting output (Q+) and an inverting output (Q?). One of the outputs (Q?) is coupled to one of the inputs input (D+) having an opposite polarity. The latch further comprises a control input for receiving a control signal (VcM) for determining a threshold for an input signal (In) such that if the input signal is at larger than the threshold the non-inverting output is in a HIGH logic state and in a LOW state if the input signal is smaller than the threshold.Type: GrantFiled: January 25, 2005Date of Patent: March 10, 2009Assignee: NXP B.V.Inventors: Mihai Adrian Tiberiu Sanduleanu, Eduard Ferdinand Stikvoort, Idrissa Cissé
-
Patent number: 7489174Abstract: A dynamic flip-flop circuit which outputs an output signal on which a digital data signal is reflected based on a clock, includes: a first control stage configured to output a signal having a level inverted from that of the digital data signal within a period within which the clock has a second level; a second control stage configured to output a signal of a first level within the period within which the clock has the second level and a signal of a level within another period within which the clock has the first level; a third control stage configured to output an output signal of the first level within a period within which the signal outputted from the second control stage has the second level; and a phase adjustment circuit configured to adjust the phase to produce a second clock and supply the second clock to the third control stage.Type: GrantFiled: February 23, 2007Date of Patent: February 10, 2009Assignee: Sony CorporationInventor: Atsushi Yoshizawa
-
Patent number: 7427875Abstract: Signal delivery delay margin of a bypass flip-flop circuit is stabilized during high-frequency operation. An input controller for logically operating a bypass signal and a clock produces first and second output signals having different states depending on whether or not the bypass signal is activated. A latch circuit latches input data based on the first and second output signals. A latch controller logically operates the bypass signal and input data to generate a third output signal having a different state depending on whether or not the bypass signal is activated. An output controller is switched in response to the states of the first and second output signals for logically combining an output signal selected from the latch circuit and the third output signal to provide the output signal.Type: GrantFiled: June 30, 2006Date of Patent: September 23, 2008Assignee: Hynix Semiconductor Inc.Inventors: Kyung-Hoon Kim, Tae-Heui Kwon
-
Publication number: 20080186069Abstract: The invention comprises a design structure for a dynamic voltage state-saving latch electrical circuit comprising a charge device adapted as a storage element, an integrated recovery mechanism, a supply voltage rail connected to the charge device, a hold signal allocated to the integrated recovery mechanism, a data signal input allocated to said charge device, a data signal output distributed from the charge device, and a clock signal allotted to the charge device, wherein said integrated recovery mechanism maintains a state of the charge device independent of the charge device.Type: ApplicationFiled: April 8, 2008Publication date: August 7, 2008Applicant: International Business Machines CorporationInventors: Pascal A. Nsame, Anthony J. Perri, Lansing D. Pickup, Sebastian T. Ventrone, Matthew R. Welland
-
Patent number: 7405605Abstract: Data storage circuits and components of such circuits constructed using nanotube switching elements. The storage circuits may be stand-alone devices or cells incorporated into other devices or circuits. The data storage circuits include or can be used in latches, master-slave flip-flops, digital logic circuits, memory devices and other circuits. In one aspect of the invention, a master-slave flip-flop is constructed using one or more nanotube switching element-based storage devices. The master storage element or the slave storage element or both may be constructed using nanotube switching elements, for example, using two nanotube switching element-based inverters. The storage elements may be volatile or non-volatile. An equilibration device is provided for protecting the stored data from fluctuations on the inputs. Input buffers and output buffers for data storage circuits of the invention may also be constructed using nanotube switching elements.Type: GrantFiled: January 9, 2007Date of Patent: July 29, 2008Assignee: Nantero, Inc.Inventor: Claude L. Bertin
-
Publication number: 20080143412Abstract: In a dynamic flip-flop circuit with a data selection function, for example, when data having an H value has been selected using a selection signal S0, a first node N1 is L and a second node N2 of a second dynamic circuit 1B is H, so that an output signal Q has an H level. In this case, when none of a plurality of pieces of data D0 to D2 is selected using selection signals S0 to S2, the first node N1 is H, so that the electric charge of the second node N2 is discharged and the output signal Q erroneously has an L level. However, in this case, an output node N3 is H and a fourth node N4 is L, so that an n-type transistor Tr6 of the second dynamic circuit 1B is turned OFF, thereby preventing the second node N2 from being discharged. Therefore, a normal operation is performed while securing a satisfactorily high-speed operation even when none of the pieces of data is selected.Type: ApplicationFiled: October 17, 2006Publication date: June 19, 2008Inventor: Masaya Sumita
-
Patent number: 7388416Abstract: A latch circuit includes a voltage driven type data reading unit and a voltage driven type data holding unit, and operates based on a clock signal that is supplied from an outside source. The data reading unit reads both a first input data and a second input data, and outputs both a first output data and a second output data based on both the first input data and the second input data, while the data holding unit holds both the first output data and the second output data. Both the first input data and the second input data are differential signals, and both the first output data and the second output data are differential signals that have phases that are inverted.Type: GrantFiled: July 25, 2005Date of Patent: June 17, 2008Assignee: Fujitsu LimitedInventor: Masazumi Marutani
-
Publication number: 20080106315Abstract: A dynamic floating input D flip-flop (DFIDFF) is provided. The DFIDFF includes a floating input stage, a first string of transistors, and a second string of transistors. At a pre-charge period, the floating input stage transmits the input data to the first string of transistors; the first string of transistors stores the logic status of the input data, and pre-charges its output node to a first level. At an evaluation period, the first string of transistors decides its output node level in accordance with data logic status stored in the first string of transistors; and the second string of transistors decides output level of the D flip-flop in accordance with logic status of the output node of the first string of transistors.Type: ApplicationFiled: December 22, 2006Publication date: May 8, 2008Applicant: INDUSTRIAL TECHNOLOGY RESEARCH INSTITUTEInventors: Ting-Sheng Jau, Wei-Bin Yang, Yu-Lung Lo
-
Patent number: 7365596Abstract: Power consumption may be reduced through the use of power gating in which power is removed from circuit blocks or portions of circuit blocks in order to reduce leakage current. One embodiment uses a modified state retention flip-flop capable of retaining state when power is removed or partially removed from the circuit. Another embodiment uses a modified state retention buffer capable of retaining state when power is removed or partially removed from the circuit. The state retention flip-flop and buffer may be used to allow for state retention while still reducing leakage current. Also disclosed are various methods of reducing power and retaining state using, for example, the state retention flip-flops and buffers. For example, software, hardware, or a combination of software and hardware methods may be used to enter a deep sleep or idle mode while retaining state.Type: GrantFiled: April 6, 2004Date of Patent: April 29, 2008Assignee: Freescale Semiconductor, Inc.Inventors: Milind P. Padhye, Christopher K. Y. Chun, Claude Moughanni
-
Patent number: 7345519Abstract: A scan flip-flop circuit including an input section employing a dynamic circuit and an output section employing a static circuit, capable of latching in data within a period of a pulse width that is shorter than the clock cycle, wherein only three N-type transistors are connected in series in the input section employing a dynamic circuit. A data signal is input directly to one of the three N-type transistors. On the other hand, a test input signal is input to an AND/OR inverter circuit. The AND/OR inverter circuit receives, as a control signal, the potential of the node obtained as the clock signal passes through two inverter circuits. Therefore, there is required only a short hold time for the test input signal.Type: GrantFiled: July 20, 2006Date of Patent: March 18, 2008Assignee: Matsushita Electric Industrial Co., Ltd.Inventor: Akio Hirata
-
Patent number: 7332949Abstract: Provided is a multi-threshold CMOS (MTCMOS) flip-flop for latching a data input signal in response to a clock signal and converting the latched signal to a data output signal.Type: GrantFiled: March 3, 2006Date of Patent: February 19, 2008Assignee: Samsung Electronics Co., Ltd.Inventor: Min-Su Kim
-
Patent number: 7327161Abstract: A shift register which is capable of performing bi-directional scanning is disclosed. The shift register includes first and second voltage input lines to which first and second voltages are input, respectively with the phases of the first and second voltages being opposite to each other; a plurality of stages dependently connected to a plurality of clock signal input lines which input a plurality of clock signals whose phases are sequentially delayed, wherein each stage includes: a scan direction controller to selectively output the first and second voltages thereto, according to first and second start pulses, and for controlling scan direction, a node controller to control voltages of first and second nodes according to a signal output from the scan direction controller, and an output unit to output a clock signal from one of the plurality of clock signal input lines thereto according to the voltage of each of the first and second nodes.Type: GrantFiled: May 25, 2006Date of Patent: February 5, 2008Assignee: LG.Philips LCD Co., Ltd.Inventors: Yong Ho Jang, Binn Kim, Soo Young Yoon
-
Patent number: 7218160Abstract: A semiconductor integrated circuit according to the present invention comprises a latch circuit, a retaining circuit, and a feedback circuit, wherein the latch circuit inputs therein an input data signal, a clock signal and a feedback signal and outputs an output data signal, the retaining circuit retains the output data signal, and the feedback circuit inputs therein the input data signal and the output data signal to thereby generate the feedback signal based on logic combinations of the input data signal and the output data signal, and an internal operation of the latch circuit is turned on/off by means of the feedback signal.Type: GrantFiled: August 20, 2004Date of Patent: May 15, 2007Assignee: Matsushita Electric Industrial Co., Ltd.Inventors: Tooru Wada, Masaya Sumita