Having Multiple Outputs Patents (Class 327/242)
-
Patent number: 9859172Abstract: Integrated chips and methods of forming the same include forming a gate stack around a first semiconductor fin and a second semiconductor fin. The gate stack around the second semiconductor fin is etched away. An extrinsic base is formed around the second semiconductor fin in a region exposed by etching away the gate stack.Type: GrantFiled: September 29, 2016Date of Patent: January 2, 2018Assignee: INTERNATIONAL BUSINESS MACHINES CORPORATIONInventors: Brent A. Anderson, Kangguo Cheng, Terence B. Hook, Tak H. Ning
-
Patent number: 9680002Abstract: Semiconductor devices and manufacturing methods are provided for making channel and gate lengths independent from lithography. Also, semiconductor devices and manufacturing methods are provided for increasing resistivity between drain and channel to allow for higher voltage operation. For example, a semiconductor device includes a first doped layer implanted in a semiconductor substrate forming one of a source or a drain and a gate metal layer disposed over the first doped layer. The semiconductor device further includes a second doped layer disposed over the gate metal forming the other the source or the drain, where the first doped layer, the gate metal layer and the second doped layer form a vertical stack of layers of the semiconductor device. The semiconductor device further includes a conduction channel formed in a trench that extends vertically through the vertical stack of layers and terminates at the semiconductor substrate.Type: GrantFiled: June 27, 2016Date of Patent: June 13, 2017Assignee: Avago Technologies General IP (Singapore) Pte. Ltd.Inventors: Sam Ziqun Zhao, Frank Hui
-
Patent number: 9396814Abstract: The present disclosure provides systems and methods for storing, reading, and writing data using particle-based acoustic wave driven shift registers. The shift registers may physically shift particles along rows and/or columns of wells through the interactions of two parallel surfaces. A transducer may generate an acoustic wave to displace one or more of the two parallel surfaces. The particles may be transferred to and/or otherwise constrained by a buffer surface during at least a portion of the acoustic wave, such that the particles may be shifted during one or more cycles of the acoustic wave. In various embodiments, the amplitude of the acoustic wave may correspond to the spacing distance between each of the wells. The wells may be physical and/or potential wells.Type: GrantFiled: June 4, 2014Date of Patent: July 19, 2016Assignee: ELWHA LLCInventors: Philip Lionel Barnes, Hon Wah Chin, Howard Lee Davidson, Kimberly D. A. Hallman, Roderick A. Hyde, Muriel Y. Ishikawa, Jordin T. Kare, Brian Lee, Richard T. Lord, Robert W. Lord, Craig J. Mundie, Nathan P. Myhrvold, Nicholas F. Pasch, Eric D. Rudder, Clarence T. Tegreene, Marc Tremblay, David B. Tuckerman, Charles Whitmer, Lowell L. Wood, Jr.
-
Patent number: 9305775Abstract: An access device having a reduced height and capable of suppressing leakage current, a method of fabricating the same, and a semiconductor memory device including the same, are provided. The access device may include a stacked structure including a first-type semiconductor layer having a first dopant, a second-type semiconductor layer having a second dopant, and a third-type semiconductor layer. A first counter-doping layer, having a counter-dopant to the first dopant, is interposed between the first-type semiconductor layer and the third-type semiconductor layer. A second counter-doping layer, having a counter-dopant to the second dopant, is interposed between the third-type semiconductor layer and the second-type semiconductor layer.Type: GrantFiled: March 25, 2015Date of Patent: April 5, 2016Assignee: SK Hynix Inc.Inventors: Young Ho Lee, Keum Bum Lee, Min Yong Lee, Hyung Suk Lee, Seung Beom Baek
-
Patent number: 9041453Abstract: Two gate drivers each comprising a shift register and a demultiplexer including single conductivity type transistors are provided on left and right sides of a pixel portion. Gate lines are alternately connected to the left-side and right-side gate drivers in every M rows. The shift register includes k first unit circuits connected in cascade. The demultiplexer includes k second unit circuits to each of which a signal is input from the first unit circuit and to each of which M gate lines are connected. The second unit circuit selects one or more wirings which output an input signal from the first unit circuit among M gate lines, and outputs the signal from the first unit circuit to the selected wiring(s). Since gate signals can be output from an output of a one-stage shift register to the M gate lines, the width of the shift register can be narrowed.Type: GrantFiled: March 21, 2014Date of Patent: May 26, 2015Assignee: Semiconductor Energy Laboratory Co., Ltd.Inventors: Hiroyuki Miyake, Kouhei Toyotaka
-
Patent number: 8810297Abstract: A circuit device includes a clock generator outputting a clock signal having a first frequency; plural phase controllers inputting the clock signal having the first frequency, and outputting clock signals having the first frequency and having phases advanced or delayed with respect to a phase of the clock signal; a selector inputting the plural clock signals having the first frequency output from the plural phase controllers, sequentially selecting pulses of the plural clock signals, and outputting a clock signal having a second frequency; a pattern generator generating a test pattern based on the clock signal having the second frequency; and a circuit inputting the clock signal having the second frequency and the test pattern generated by the pattern generator, operate based on the clock signal having the second frequency, and outputting operation results.Type: GrantFiled: March 15, 2013Date of Patent: August 19, 2014Assignee: Fujitsu LimitedInventor: Takeshi Kono
-
Patent number: 8604856Abstract: Systems, circuits and methods for phase-shifting pulse width modulated signal generation are disclosed. In some embodiments, a phase-shifting pulse width modulation circuit is configured to output pulses based on an input pulse width modulated signal. The pulses are staggered relative to one another, and can be received by a light-emitting diode driver for driving a light-emitting diode string at one or more time periods. The phase-shifting pulse width modulation circuit can include a counter-based programmable delay subcircuit consisting of two counter-based programmable delay blocks.Type: GrantFiled: December 21, 2012Date of Patent: December 10, 2013Assignee: Atmel CorporationInventors: Zhiyu Yang, Dilip Sangam, Tushar Dhayagude
-
Patent number: 8339174Abstract: Systems, circuits and methods for phase-shifting pulse width modulated signal generation are disclosed. In some embodiments, a phase-shifting pulse width modulation circuit is configured to output pulses based on an input pulse width modulated signal. The pulses are staggered relative to one another, and can be received by a light-emitting diode driver for driving a light-emitting diode string at one or more time periods. The phase-shifting pulse width modulation circuit can include a counter-based programmable delay subcircuit consisting of two counter-based programmable delay blocks.Type: GrantFiled: February 25, 2010Date of Patent: December 25, 2012Assignee: Atmel CorporationInventors: Zhiyu Yang, Dilip S, Tushar Dhayagude
-
Patent number: 7902877Abstract: A multiphase clock generates pulses at a rate much higher than the clock frequency.Type: GrantFiled: January 6, 2010Date of Patent: March 8, 2011Assignee: ESS Technology, Inc.Inventors: Dustin D. Forman, Andrew Martin Mallinson
-
Patent number: 7830195Abstract: In a method of generating clock signals for a level-sensitive scan design latch, at least one test input signal is transmitted to a plurality of splitter leaves. Once the test input signal is stabilized at each of the splitter leaves, generating a shaped oscillator clock signal having a predetermined pattern of pulses from a central root is generated. At the plurality of splitter leaves, the test input signal is logically combined with the shaped oscillator clock signal, thereby generating a first latch clock signal and a second latch clock signal. The logically combining action includes applying a delay of less than one clock cycle to the shaped oscillator clock signal to generate a delayed oscillator clock signal; logically combining the delayed oscillator clock signal with a second signal so as to generate the first latch clock signal; and logically combining the shaped oscillator clock signal with a third signal so as to generate the second latch clock signal.Type: GrantFiled: March 11, 2009Date of Patent: November 9, 2010Assignee: International Business Machines CorporationInventors: Steven M. Douskey, Ryan A. Fitch, Brandon E. Schenck
-
Patent number: 7786786Abstract: A multiphase clock circuit in which bit errors are propagated only for the duration of the clock cycle in which a bit error occurs. The circuit recovers automatically from bit errors and is capable of operating at high frequency with high clock precision. The multiphase clock circuit can generate a plurality of clock pulse streams, each pulse stream at the same clock frequency, with fixed phase relationships among the streams. The multiphase clock circuit includes a master clock signal of frequency fc which is applied to a divide by N frequency divider circuit for producing a base clock signal of fc/N. The base clock signal is sequentially applied to the data input of a series chain of N clocked data flip-flops (DFFs) each of which is simultaneously clocked by a clock signal of frequency fc to produce N clock signals of base frequency fc/N separated from each other by a constant time delay T=1/fc.Type: GrantFiled: December 17, 2008Date of Patent: August 31, 2010Assignee: Hypres, Inc.Inventor: Dmitri Kirichenko
-
Patent number: 7173467Abstract: Disclosed is a high-efficiency phase shift modulation method suitable for use in a traditional DC/AC single-phase full-bridge inverter. In this method, phase-shifted signal timing is used to modulate a duty cycle so that a power transistor is operated in a zero voltage switching state. As such, noises and switching loss of a switching device when turned on or off, may be reduced and thus efficiency of the inverter may be promoted. With this high-efficiency phase shift modulation method, at least the following advantages may be achieved: lower switching stresses, lower switching losses and thus increased conversion efficiency, lower electromagnetic interferences (EMIs) and no additional circuit required and thus easier realization of a controller for the inverter.Type: GrantFiled: March 31, 2005Date of Patent: February 6, 2007Assignee: Chang Gung UniversityInventor: Yi-Hwa Liu
-
Patent number: 6928572Abstract: A clock delay circuit has a plurality of outputs to provide a sequence of clock signals that togther constitute a multistage clock. The circuit further has a delay adjustment input to adjust the timing of the clock signals for at least one of the outputs relative to the clock signals at another of the outputs. In an embodiment, the circuit has a plurality of these delay adjustment inputs. In a further embodiment, the circuit has a plurality of buffer components to delay the clock signals.Type: GrantFiled: June 29, 2001Date of Patent: August 9, 2005Assignee: Intel CorporationInventors: Thomas D. Fletcher, Giao Pham
-
Publication number: 20040160253Abstract: A self-alignment system for complement clock signals includes a first delay circuit and a second delay circuit. A first clock signal may be propagated through the first delay circuit and a second clock signal may be propagated through the second delay circuit. A propagation delay of each of the first and second delay circuits may be selectively varied as a function of the first and second clock signals.Type: ApplicationFiled: February 11, 2003Publication date: August 19, 2004Inventors: Thoai-Thai Le, George Alexander, Guenter Gerstmeier
-
Publication number: 20030052721Abstract: A structure and a process for fabricating a bipolar junction transistor (BJT) that is compatible with the fabrication of a vertical MOSFET is disclosed. In the process, at least three layers of material are formed sequentially on a semiconductor substrate, where the substrate includes a buried collector region for the BJT and a source region for the MOSFET. After the at least three layers are formed on the substrate, two windows or trenches are formed in the layers. The first window terminates at the surface of the silicon substrate where the source region has been formed; the second window terminates at the buried collector region. Both windows are then filled with semiconductor material. For the BJT, the bottom portion of the window is filled with material of a conductivity type matching the conductivity of the buried collector, while the upper region of the semiconductor material is doped the opposite conductivity to form the BJT base.Type: ApplicationFiled: September 18, 2001Publication date: March 20, 2003Inventors: Samir Chaudhry, Paul Arthur Layman, John Russell McMacken, Ross Thomson, Jack Qingsheng Zhao
-
Patent number: 6351168Abstract: A circuit including a counter, a state machine and an update circuit. The counter may be configured to present a first control signal and a second control signal in response to a reset signal and a third control signal. The state machine may be configured to generate a select signal in response to (i) the reset signal, (ii) the first control signal and (iii) the second control signal. The update circuit may be configured to generate a fourth control signal in response to the select signal.Type: GrantFiled: March 23, 2000Date of Patent: February 26, 2002Assignee: Cypress Semiconductor Corp.Inventors: Gabriel Li, Paul H. Scott
-
Patent number: 6064244Abstract: A phase-locked loop circuit is constituted in such a manner that a delayed signal created by causing an input signal to loop through a delay stage a plurality of times is compared in terms of phase with the input signal, and an amount of delay in the delay stage is controlled in accordance with the comparison result of the delayed signal and the input signal. Therefore, the circuit size can be reduced with a reduced number of delay units constituting the delay stage.Type: GrantFiled: March 7, 1997Date of Patent: May 16, 2000Assignee: Fujitsu LimitedInventors: Shigetoshi Wakayama, Kohtaroh Gotoh, Miyoshi Saito, Junji Ogawa, Hirotaka Tamura
-
Patent number: 6049240Abstract: An oscillating means having an oscillator outputs a reference clock, and a frequency-dividing means sequentially frequency-dividing the reference clock into a half frequency. A temperature correction data creating means detects a temperature, calculates logical delaying/advancing data for a temperature change, and outputs the logical delaying/advancing data in every predetermined period. A temperature correction data input means receives the delaying/advancing data outputted by the temperature correction data creating means and outputs the logical delaying/advancing data to a logical delaying/advancing means. The logical delaying/advancing means operates a state of the frequency-dividing means in every predetermined period on the basis of the set logical delaying/advancing data to control the period of the frequency-divided output signal of the frequency-dividing means so as to be coincident with a desired period.Type: GrantFiled: March 27, 1998Date of Patent: April 11, 2000Assignee: Seiko Instruments Inc.Inventor: Kazuo Kato
-
Patent number: 5477181Abstract: A programmable multiphase clock divider for selectively frequency dividing a multiphase input clock to provide a lower-frequency, self-aligned, multiphase output clock includes a counter, combinational logic circuitry, a multiphase signal generator and a multiplexor. With the counter serving as the sole frequency divider element, multiple phase-aligned clock phases are generated which are then programmably multiplexed to provide the desired frequency-divided, self-aligned clock phases. The counter, in response to a preset signal and an input clock phase, generates a multibit count signal, one bit of which forms the first output clock phase. The combinational logic circuitry receives a programming signal for decoding the multibit count signal to generate the counter preset signal and an output control signal.Type: GrantFiled: October 13, 1994Date of Patent: December 19, 1995Assignee: National Semiconductor CorporationInventors: Gabriel Li, Wong Hee