Differential Amplifier Patents (Class 327/280)
-
Patent number: 11949419Abstract: Methods, systems, and devices for delay adjustment circuits are described. Amplifiers (e.g., differential amplifiers) may act like variable capacitors (e.g., due to the Miller-effect) to control delays of signals between buffer (e.g., re-driver) stages. The gains of the amplifiers may be adjusted by adjusting the currents through the amplifiers, which may change the apparent capacitances seen by the signal line (due to the Miller-effect). The capacitance of each amplifier may be the intrinsic capacitance of input transistors that make up the amplifier, or may be a discrete capacitor. In some examples, two differential stages may be inserted on a four-phase clocking system (e.g., one on 0 and 180 phases, the other on 90 and 270 phases), and may be controlled differentially to control phase-to-phase delay.Type: GrantFiled: December 19, 2022Date of Patent: April 2, 2024Assignee: Micron Technology, Inc.Inventors: Maksim Kuzmenka, Elena Cabrera Bernal
-
Patent number: 11843389Abstract: An apparatus comprises a first circuit and a second circuit The first circuit may be configured to generate a control current signal in response to a supply voltage and a first input signal. The first circuit generally provides supply noise rejection to variations in the supply voltage. The second circuit is generally connected to the first circuit and comprises a programmable ring oscillator configured to generate an output signal having a frequency based on the control current signal and a value of a second input signal.Type: GrantFiled: August 22, 2022Date of Patent: December 12, 2023Assignee: Ambarella International LPInventor: Yueh Chun Cheng
-
Patent number: 11563427Abstract: Methods, systems, and devices for delay adjustment circuits are described. Amplifiers (e.g., differential amplifiers) may act like variable capacitors (e.g., due to the Miller-effect) to control delays of signals between buffer (e.g., re-driver) stages. The gains of the amplifiers may be adjusted by adjusting the currents through the amplifiers, which may change the apparent capacitances seen by the signal line (due to the Miller-effect). The capacitance of each amplifier may be the intrinsic capacitance of input transistors that make up the amplifier, or may be a discrete capacitor. In some examples, two differential stages may be inserted on a four-phase clocking system (e.g., one on 0 and 180 phases, the other on 90 and 270 phases), and may be controlled differentially to control phase-to-phase delay.Type: GrantFiled: June 18, 2021Date of Patent: January 24, 2023Assignee: Micron Technology, Inc.Inventors: Maksim Kuzmenka, Elena Cabrera Bernal
-
Patent number: 11552642Abstract: Disclosed is a charge-pump phase-locked loop based on a unipolar thin film transistor, a chip, and a method. The phase-locked loop may include: a phase-frequency detector, configured to detect a phase difference and a frequency difference between a clock Fref and a clock Fn and generate control signals UP and DOWN; a logic control module, configured to output logic state signals; a charge pump, configured to convert the logic state signals into a charging/discharging current signal; a low-pass filter, configured to output a direct-current analog control signal Vctrl; a voltage-controlled oscillator, configured to adjust an output clock frequency Fvco; and a divide-by-four circuit, configured to perform frequency division to obtain the clock Fn.Type: GrantFiled: July 28, 2021Date of Patent: January 10, 2023Assignee: SOUTH CHINA UNIVERSITY OF TECHNOLOGYInventors: Rongsheng Chen, Hui Li, Yuming Xu, Mingzhu Wen
-
Patent number: 11469665Abstract: A switching converter includes a voltage conversion circuit providing an output voltage from an input voltage and a PWM voltage generated in response to first and second oscillating voltages. The input stage of a transconductor circuit provides an input reference current following a difference between a reference voltage and a voltage dependent on the output voltage and according to a transconductance, and an output stage for providing an output reference current from the input reference current. A phase shifter shifts an oscillating reference voltage according to the output reference current to obtain the first and second oscillating voltages. The transconductance is controlled in response to the input voltage resulting in a change of the input reference current. Compensation for that change is provided by subtracting a variable compensation current from the input reference current, where the variable compensation current is generated in response to the input voltage.Type: GrantFiled: January 12, 2021Date of Patent: October 11, 2022Assignee: STMicroelectronics S.r.l.Inventors: Alessandro Bertolini, Alberto Cattani, Alessandro Gasparini
-
Patent number: 11038480Abstract: An amplifier includes: a first input transistor connected to a first input, a first output, and a power source or a ground, a second input transistor connected to a second input, a second output, and the power source or the ground; a first replica transistor connected to the first input, a detection node, and the power source or the ground; a second replica transistor connected to the second input, the detection node, and the power source or the ground; and a bias transistor connected to a bias voltage, the detection node, and the power source or the ground.Type: GrantFiled: February 14, 2020Date of Patent: June 15, 2021Assignees: SAMSUNG ELECTRONICS CO., LTD., KOREA ADVANCED INSTITUTE OF SCIENCE AND TECHNOLOGYInventors: Hyeokki Hong, Ji-Hun Lee, Gyu-Hyeong Cho, Cheheung Kim, Hyunwook Kang
-
Patent number: 10461709Abstract: An amplifier may include a main signal path having a plurality of stages compensated by feedback elements, the plurality of stages comprising an output stage configured to receive electrical energy from a power supply and an auxiliary path independent of the main signal path and comprising an output stage compensation circuit configured to generate a compensation current proportional to noise present in the power supply and apply the compensation current to cancel a power supply-induced current present in at least one of the feedback elements.Type: GrantFiled: December 29, 2016Date of Patent: October 29, 2019Assignee: Cirrus Logic, Inc.Inventor: Bhupendra Singh Manola
-
Patent number: 10003345Abstract: A clock and data recovery circuit is disclosed herein. The clock and data recovery circuit includes a phase detection unit, a charge pump, a loop filter, a voltage control oscillator, and a frequency detection unit. The voltage control oscillator has oscillation frequency that is variable in response to a frequency adjustment signal, and outputs an oscillation signal. The frequency detection unit includes a reference clock divider, a counter, and an oscillation frequency control unit. The reference clock divider generates a count-enable signal based on a reference clock signal. The counter generates an oscillation count signal by counting the pulses of the oscillation signal of the voltage control oscillator or the pulses of divided signals resulting from dividing the oscillation signal while the count-enable signal is being enabled. The oscillation frequency control unit compares a target count value with the value of the oscillation count signal, and outputs the frequency adjustment signal.Type: GrantFiled: December 11, 2015Date of Patent: June 19, 2018Assignee: Research & Business Foundation Sungkyunkwan UniversityInventors: Kang Yoon Lee, Sang Yun Kim, In Seong Kim, Seong Jin Oh, Dong Soo Lee
-
Patent number: 9524255Abstract: Systems and methods for timing read operations with a memory device are provided. A timing signal from the memory device is received at a gating circuit. The timing signal is passed through as a filtered timing signal during a gating window. The gating circuit is configured to open the gating window based on a control signal. The gating circuit is further configured to close the gating window based on a first edge of the timing signal. The first edge is determined based on a counter that is triggered to begin counting by the control signal. At a timing control circuit, the control signal is generated based on i) a count signal from the counter, and ii) a second edge of the timing signal that precedes the first edge in time.Type: GrantFiled: May 15, 2014Date of Patent: December 20, 2016Assignee: MARVELL WORLD TRADE LTD.Inventors: Jun Zhu, Joseph Jun Cao, Shawn Chen
-
Patent number: 8970275Abstract: An integrated circuit that equalizes delay across process corners. A delay equalizer circuit is used to adjust and maintain a relatively constant delay across different process corners. The delay equalizer circuit includes a process monitor and a delay compensator circuit coupled to the process monitor. The process monitor may output a compensating bias voltage for a pMOS transistor and a compensating bias voltage for an nMOS transistor. The compensating bias voltages may be used to regulate and maintain a relatively constant delay through the delay compensator circuit across varying process corners.Type: GrantFiled: April 22, 2008Date of Patent: March 3, 2015Assignee: Xilinx, Inc.Inventor: Guo Jun Ren
-
Publication number: 20150028930Abstract: A delay circuit includes first and second transistors and a biasing circuit. The first transistor has a control node coupled to an input node of the delay circuit, a first main current node coupled to a first supply voltage, and a second main current node coupled to an output node of the delay circuit. A second transistor has a control node coupled to the input node, a first main current node coupled to a second supply voltage, and a second main current node coupled to the output node. The biasing circuit is configured to generate first and second differential control voltages , to apply the first differential control voltage to a further control node of the first transistor and to apply the second differential control voltage to a further control node of the second transistor.Type: ApplicationFiled: July 22, 2014Publication date: January 29, 2015Inventors: Stéphane Le Tual, Pratap Narayan Singh
-
Patent number: 8942313Abstract: An open loop envelope tracking system calibration technique and circuitry are proposed. A radio frequency power amplifier receives a modulated signal. An envelope tracker power converter generates a modulated power amplifier supply voltage for the radio frequency power amplifier based on a control signal derived from the modulated signal. A first output power and a second output power of the radio frequency power amplifier are measured when the control signal is respectively delayed by a first delay period and a second delay period. A sensitivity of the output power of the radio frequency power amplifier is near a maximum near the first delay period and the second delay period. The first delay period and/or the second delay period are adjusted until the first output power substantially equals the second output power. The first delay period and the second delay period are used to obtain a calibrated fine tuning delay offset.Type: GrantFiled: February 7, 2012Date of Patent: January 27, 2015Assignee: RF Micro Devices, Inc.Inventors: Nadim Khlat, Karl Francis Horlander
-
Patent number: 8737450Abstract: High speed serial link techniques are provided. A system applying the high speed serial link technique comprises a relay unit and an amplifier. The relay unit receives a first pair of differential signals provided by a high speed transmitter of a first device, and provides the amplifier with at least one signal that is generated based on the first pair of differential signals. The amplifier amplifies and converts the signal provided by the relay unit to a second pair of differential signals to be received by a high speed receiver of a second device.Type: GrantFiled: August 31, 2009Date of Patent: May 27, 2014Assignee: Via Technologies, Inc.Inventor: Shun-Cheng Yang
-
Patent number: 8456337Abstract: A system to interface analog-to-digital converters to inputs with arbitrary common-modes includes a common-mode voltage amplifier circuit and a PGA circuit connected to the common-mode voltage amplifier circuit. The common-mode voltage amplifier and PGA circuits receive first and second analog input signals. The PGA circuit eliminates the arbitrary common-modes from the first and second analog input signals based on an output of the common-mode voltage amplifier circuit.Type: GrantFiled: April 10, 2012Date of Patent: June 4, 2013Assignee: Freescale Semiconductor, Inc.Inventor: Siddhartha Gopal Krishna
-
Patent number: 8295296Abstract: An HDMI cable carries high speed encoded data which are transmitted differentially over data channels, along with a clock. High-frequency loss and differential skew within a differential signal may be compensated by analog circuits embedded in the cable. These embedded circuits are tuned at production for best performance by observing the quality of the recovered analog signal. The embedded circuits are powered by a combination of power sources, both carried within the cable, and harvested from the high-speed signals themselves.Type: GrantFiled: July 18, 2007Date of Patent: October 23, 2012Assignee: Redmere Technology Ltd.Inventors: Aidan Gerard Keady, John Anthony Keane, Judith Ann Rea, Benjamin Griffin, John Martin Horan
-
Patent number: 8254402Abstract: An HDMI cable carries high speed encoded data which are transmitted differentially over data channels, along with a clock. High-frequency loss and differential skew within a differential signal may be compensated by analog circuits embedded in the cable. These embedded circuits are tuned at production for best performance by observing the quality of the recovered analog signal. The embedded circuits are powered by a combination of power sources, both carried within the cable, and harvested from the high-speed signals themselves. Methods are provided for deskewing, equalizing, and boosting the differential signals in the embedded circuits that are mounted on a PCB.Type: GrantFiled: February 17, 2009Date of Patent: August 28, 2012Assignee: Remere Technology Ltd.Inventors: Aidan Gerard Keady, John Anthony Keane, Judith Ann Rea, Benjamin Griffin, John Martin Horan
-
Patent number: 8248135Abstract: A circuit (10) includes a circuit input (12), a circuit output (16) and a one or more delay elements (22) positioned between the circuit input (12) and the circuit output (16). The delay elements (22) each include a differential input pair (234), a latch stage (236) and a delay controller (244A1, 244A2, 244B1, 244B2). The delay controller (244A1, 244A2, 244B1, 244B2) selectively apportions current between the differential input pair (234) and the latch stage (236) to achieve a desired delay value for the circuit (10). The circuit (10) can also include a feedback loop (18) that calibrates a DC offset of the delay elements (22). The delay elements (22) can include two or more sets of resistive loads (238A, 238B) and a rate controller (241). The rate controller (241) controls an on/off state of the resistive loads (238A, 238B) to selectively switch between full resistance and half resistance.Type: GrantFiled: January 15, 2010Date of Patent: August 21, 2012Assignee: Integrated Device Technology, Inc.Inventors: Yue Yu, Han Bi
-
Patent number: 8203372Abstract: Methods and apparatus for regulating a synchronous rectifier DC-to-DC converter by adjusting one or more existing synchronous rectifiers in the converter are provided. By regulating an existing synchronous rectifier, the rectifier may function as a modulator for post regulation over a limited range of output voltages suitable for load regulation, without introducing an additional conversion stage for post regulation, which typically decreases efficiency and power density. Independent post regulation of an existing synchronous rectifier may improve the load regulation, reduce output voltage ripple and improve the transient response of the converter. By operating independently from the main control loop, post regulation may most likely avoid the limitations of the main control loop, such as limited gain bandwidth and a relatively slow transient response. Such post regulation may be added to isolated or non-isolated switched-mode power supplies, such as forward or buck converters.Type: GrantFiled: June 10, 2011Date of Patent: June 19, 2012Assignee: CISCO TECHNOLOGY, Inc.Inventor: Douglas Paul Arduini
-
Patent number: 8072254Abstract: A phase locked loop that generates an internal clock by controlling a delay time of a delay cell according to conditions of PVT, thereby improving a jitter characteristic of the internal clock. The delay cell includes a first current controller for controlling first and second currents in response to a control voltage, and a second current controller for controlling the first and second currents in response to frequency range selection signals. The phase locked loop includes a phase comparator for comparing a reference clock with a feedback clock, a control voltage generator for generating a control voltage corresponding to an output of the phase comparator, and a voltage controlled oscillator for generating an internal clock having a frequency in response to the control voltage and one or more frequency range control signals, wherein the feedback clock is generated using the internal clock.Type: GrantFiled: May 6, 2011Date of Patent: December 6, 2011Assignee: Hynix Semiconductor Inc.Inventors: Taek-Sang Song, Kyung-Hoon Kim, Dae-Han Kwon
-
Patent number: 8035453Abstract: An oscillator circuit includes differential variable delay circuits coupled together to form a ring oscillator. Each of the differential variable delay circuits has first and second inputs and first, second, third, and fourth transistors. A constant supply voltage is provided to sources of the first and the second transistors in each of the differential variable delay circuits. A variable supply voltage is provided to sources of the third and the fourth transistors in each of the differential variable delay circuits. Gates of the first and the third transistors are coupled to the first input. Gates of the second and the fourth transistors are coupled to the second input. The oscillator circuit generates a periodic output signal having a frequency that varies based on changes in the variable supply voltage.Type: GrantFiled: October 12, 2009Date of Patent: October 11, 2011Assignee: Altera CorporationInventors: Wilson Wong, Allen Chan, Simardeep Maangat, Sergey Shumarayev
-
Patent number: 8008960Abstract: Methods and apparatus for regulating a synchronous rectifier DC-to-DC converter by adjusting one or more existing synchronous rectifiers in the converter are provided. By regulating an existing synchronous rectifier, the rectifier may function as a modulator for post regulation over a limited range of output voltages suitable for load regulation, without introducing an additional conversion stage for post regulation, which typically decreases efficiency and power density. Independent post regulation of an existing synchronous rectifier may improve the load regulation, reduce output voltage ripple, and improve the transient response of the converter. By operating independently from the main control loop, post regulation may most likely avoid the limitations of the main control loop, such as limited gain bandwidth and a relatively slow transient response. Such post regulation may be added to isolated or non-isolated switched-mode power supplies, such as forward or buck converters.Type: GrantFiled: April 22, 2008Date of Patent: August 30, 2011Assignee: Cisco Technology, Inc.Inventor: Douglas Paul Arduini
-
Patent number: 7965120Abstract: Techniques and corresponding circuits for achieving programmable delay of a current mode logic delay buffer are provided. The techniques provide for incremental delay with substantially equal increments. Delay may be achieved through the use of a circuit arrangement that allows biasing current to be controlled effect the response time of the circuit by digital control.Type: GrantFiled: November 21, 2008Date of Patent: June 21, 2011Assignee: Qimonda AGInventor: Richard Lewison
-
Patent number: 7961026Abstract: A phase locked loop that generates an internal clock by controlling a delay time of a delay cell according to conditions of PVT, thereby improving a jitter characteristic of the internal clock. The delay cell includes a first current controller for controlling first and second currents in response to a control voltage, and a second current controller for controlling the first and second currents in response to frequency range selection signals. The phase locked loop includes a phase comparator for comparing a reference clock with a feedback clock, a control voltage generator for generating a control voltage corresponding to an output of the phase comparator, and a voltage controlled oscillator for generating an internal clock having a frequency in response to the control voltage and one or more frequency range control signals, wherein the feedback clock is generated using the internal clock.Type: GrantFiled: December 31, 2007Date of Patent: June 14, 2011Assignee: Hynix Semiconductor Inc.Inventors: Taek-Sang Song, Kyung-Hoon Kim, Dae-Han Kwon
-
Patent number: 7924102Abstract: An oscillator includes a control circuit and a ring of symmetric load delay cells. Each delay cell includes two novel symmetric loads. Each load involves a level shift circuit and a diode-connected transistor coupled in parallel with a current source-connected transistor. The control circuit converts an oscillator input signal into bias control signals that in turn control the effective resistance of the symmetric loads such that delays through the delay cells are a function of the input signal. The control circuit uses a symmetric load replica in a control loop to control the level shift circuits of the delay cells such that the oscillating delay cell output signals have a constant amplitude. In a first advantageous aspect, due to the constant amplitude, the oscillator is operable over a wide frequency range. In a second advantageous aspect, the oscillator input signal to output signal oscillation frequency has a substantially linear relationship.Type: GrantFiled: February 23, 2009Date of Patent: April 12, 2011Assignee: QUALCOMM IncorporatedInventor: Jeffrey M. Hinrichs
-
Patent number: 7884660Abstract: A programmable delay element, variable-length delay chain, and ring oscillator are disclosed. The programmable delay element performs phase interpolation of input signals in response to a control signal and can be used in combination with other delay elements to create a highly-modular, variable-length delay chain or ring oscillator. The ring oscillator can be used as part of a digitally-controlled oscillator (DCO) in a digital clock synthesizer to adjust the frequency and phase of a clock signal by fractional unit delay steps. Within the variable-length delay chain, some programmable delay elements can be configured to scale the delay-step of other programmable delay elements so that a plurality of step sizes can be implemented with identical delay elements. Also, variations of the delay chain generate in-phase and quadrature phase (I/Q) signals in either an end-tap or center-tap configuration.Type: GrantFiled: April 26, 2010Date of Patent: February 8, 2011Assignee: PMC-Sierra, Inc.Inventors: Jean-Francois Delage, Hormoz Djahanshahi, Guillaume Fortin
-
Patent number: 7786784Abstract: Herein disclosed is a variable delay circuit, including a first delay portion that delays an input signal; an output portion; and a variable impedance portion provided coupled between the first delay portion and an the output portion.Type: GrantFiled: March 5, 2008Date of Patent: August 31, 2010Assignee: Fujitsu Semiconductor LimitedInventor: Shigetaka Asano
-
Patent number: 7733149Abstract: A programmable delay element, variable-length delay chain, and ring oscillator are disclosed. The programmable delay element performs phase interpolation of input signals in response to a control signal and can be used in combination with other delay elements to create a highly-modular, variable-length delay chain or ring oscillator. The ring oscillator can be used as part of a digitally-controlled oscillator (DCO) in a digital clock synthesizer to adjust the frequency and phase of a clock signal by fractional unit delay steps. Optionally, the programmable delay element utilizes current-mode logic (CML) and the control signal is a thermometer coded digital signal. Within the variable-length delay chain, some programmable delay elements can be configured to scale the delay-step of other programmable delay elements so that a plurality of step sizes can be implemented with identical delay elements.Type: GrantFiled: June 11, 2008Date of Patent: June 8, 2010Assignee: PMC-Sierra, Inc.Inventors: Jean-Francois Delage, Hormoz Djahanshahi, Guillaume Fortin
-
Patent number: 7667515Abstract: Disclosed is a time delay generator 200 apparatus and method. The apparatus includes a time delay gate 212, a mixer 216 (a Gilbert cell circuit), and a current digital to analog converter 206. The mixer 216, comprised of first and second transistor differential pairs 218 and 220, receives an analog input signal 202 without a delay as well as a delayed input signal 210 produced by the time gate delay. The digital to analog converter regulates the relative current flow between a first control signal 232 and a second control signal 238, effectively altering the mixing of the undelayed input signal 208 and the delayed input signal 210 to generate a delayed output signal 214 with a time or phase delay substantially equal to the temporal delay represented by the digital signal input 204. The time delay generator exhibits reduced phase noise and a linear time delay response.Type: GrantFiled: May 31, 2008Date of Patent: February 23, 2010Assignee: HRL Laboratories, LLCInventors: Ken Elliott, Susan Morton, Mark Rodwell
-
Publication number: 20100019819Abstract: Constant delay circuit includes signal input end, delay signal output end, RC delay circuit, and a comparator. The signal input end receives an input signal. The delay signal output end outputs the delay input signal, which the delay period is predetermined. The RC delay circuit is coupled to the signal input end for receiving the input signal and generating a voltage. The comparator includes a first input end, a second input end, and an output end. The first end of the comparator is coupled to the RC delay circuit for receiving the voltage. The second end of the comparator receives a reference voltage. The output end of the comparator is coupled to the delay signal output end of the long delay circuit. The comparator compares the reference voltage and the voltage, and accordingly generates a result as the delay signal.Type: ApplicationFiled: October 15, 2008Publication date: January 28, 2010Inventors: Chun-Peng Wu, Chun Shiah, Feng-Chia Chang
-
Publication number: 20100019817Abstract: Current-controlled CMOS (C3MOS) fully differential integrated delay cell with variable delay and high bandwidth. A novel implementation includes a wideband differential transistor pair and a cross-coupled differential transistor pair. The wideband differential transistor pair can be implemented with appropriate input and output impedances to extend its bandwidth for use in broadband applications. These two stages, (1) buffer stage (or data amplifier stage) and (2) cross-coupled differential pair stage, are both very fast operating stages. This design does not incur any increased loading to previous or subsequent stages in a device. In addition, there is no increase in the total amount of current that is required.Type: ApplicationFiled: October 1, 2009Publication date: January 28, 2010Applicant: BROADCOM CORPORATIONInventor: Jun Cao
-
Patent number: 7598788Abstract: Current-controlled CMOS (C3MOS) fully differential integrated delay cell with variable delay and high bandwidth. A novel implementation includes a wideband differential transistor pair and a cross-coupled differential transistor pair. The wideband differential transistor pair can be implemented with appropriate input and output impedances to extend its bandwidth for use in broadband applications. These two stages, (1) buffer stage (or data amplifier stage) and (2) cross-coupled differential pair stage, are both very fast operating stages. This design does not incur any increased loading to previous or subsequent stages in a device. In addition, there is no increase in the total amount of current that is required.Type: GrantFiled: December 28, 2005Date of Patent: October 6, 2009Assignee: Broadcom CorporationInventor: Jun Cao
-
Patent number: 7541855Abstract: A current mode logic (CML) delay cell with linear rail-to-rail tuning range and constant output swing. The CML delay cell can include a tuning voltage input on a first and second transistor, contributing to a CML delay cell load, and a bias voltage input on a third transistor, as a current source I0, and a compensation circuit having switching point optimized inverters having a first plurality of transistors having a transconductance ?pN and a second plurality of transistors having a transconductance ?nN, wherein respective ratios of ?nN/?pN determine an inverter switching point of respective switching point optimized inverters, the first and second plurality of transistors having gates coupled to the tuning voltage input of the CML delay cell, wherein the switching point optimized inverters are followed by weighted tail current sources M0N that supply additional currents to the current source I0 at a drain node of the third transistor.Type: GrantFiled: May 21, 2008Date of Patent: June 2, 2009Assignee: International Business Machines CorporationInventors: Hayden C. Cranford, Jr., Marcel A. Kossel, Thomas E. Morf
-
Patent number: 7498858Abstract: Embodiments of an interpolator system and method are disclosed. One embodiment of an interpolator system, among others, includes an interpolator having first and second output terminals providing output signals; a comparator coupled to the first and second output terminals and configured to detect a peak voltage level of the output signals and compare the peak voltage level with a reference voltage level; and an impedance element coupled to the comparator and the first and second output terminals, wherein the comparator is configured to provide a control signal to the impedance element to change the impedance of the impedance element to set a voltage variation of the output signals.Type: GrantFiled: November 1, 2004Date of Patent: March 3, 2009Assignee: Hewlett-Packard Development Company, L.P.Inventors: Jayen J. Desai, Bruce Doyle
-
Patent number: 7477704Abstract: Methods and apparatuses for detecting digital signals in high speed signaling systems. In at least one embodiment, at least one received input signal is combined with a plurality of predetermined reference signals according to a plurality of prior digital signal output states to generate a signal for detecting a present digital signal output state. In one aspect of the invention, a method for determining a digital signal state in a differential signaling system includes: comparing a first differential input signal to a second differential input signal; determining a prior digital signal output state; comparing the first differential input signal to one of a first reference voltage and a second reference voltage; comparing the second differential input signal to one of the first reference voltage and the second reference voltage; and determining a present digital signal output state from the prior digital signal output state and from all of the comparisons.Type: GrantFiled: April 16, 2003Date of Patent: January 13, 2009Assignee: Apple Inc.Inventor: William Cornelius
-
Patent number: 7453104Abstract: In an operational amplifier including first and second power supply terminals, first and second input terminals, and a first and second output terminals, a first differential amplifier circuit includes first and second MOS transistors with a common source connected to a first tail current source, first and second load resistors and a first non-doped MOS transistor connected between the first and second resistors and the second power supply terminal. A second differential amplifier circuit includes third and fourth MOS transistors with a common source connected to a second tail current source, third and fourth load resistors and a second non-doped MOS transistor connected between the third and fourth load resistors and the second power supply terminal.Type: GrantFiled: January 21, 2005Date of Patent: November 18, 2008Assignee: NEC Electronics CorporationInventor: Toshiyuki Etoh
-
Publication number: 20080272818Abstract: A voltage-controlled oscillator includes a plurality of variable delay circuits, wherein a first differential output signal of an adjacent previous stage is provided as a first differential input signal and a second differential output signal of a second previous stage is provided as a second differential input signal. Each variable delay circuit includes a loading circuit including first and second loading units, a first input circuit including first and second input transistors gated by the first differential input signal, a second input circuit including third and fourth input transistors gated by the second differential input signal, first and second current sources connected between a first common node and a second power source and in electrical parallel with each other, and third and fourth current sources connected between a second common node and the second power source and in electrical parallel with each other.Type: ApplicationFiled: July 12, 2007Publication date: November 6, 2008Applicant: TLI INC.Inventor: Jae Gan KO
-
Patent number: 7446584Abstract: Disclosed is a time delay generator 200 apparatus and method. The apparatus includes a time delay gate 212, a mixer 216 (a Gilbert cell circuit), and a current digital to analog converter 206. The mixer 216, comprised of first and second transistor differential pairs 218 and 220, receives an analog input signal 202 without a delay as well as a delayed input signal 210 produced by the time gate delay. The digital to analog converter regulates the relative current flow between a first control signal 232 and a second control signal 238, effectively altering the mixing of the undelayed input signal 208 and the delayed input signal 210 to generate a delayed output signal 214 with a time or phase delay substantially equal to the temporal delay represented by the digital signal input 204. The time delay generator exhibits reduced phase noise and a linear time delay response.Type: GrantFiled: September 25, 2002Date of Patent: November 4, 2008Assignee: HRL Laboratories, LLCInventors: Ken Elliott, Susan Morton, Mark Rodwell
-
Patent number: 7403057Abstract: A current mode logic (CML) delay cell with linear rail-to-rail tuning range and constant output swing. The CML delay cell can include a tuning voltage input on a first and second transistor, contributing to a CML delay cell load, and a bias voltage input on a third transistor, as a current source I0, and a compensation circuit having switching point optimized inverters having a first plurality of transistors having a transconductance ?pN and a second plurality of transistors having a transconductance ?nN, wherein respective ratios of ?nN/?pN determine an inverter switching point of respective switching point optimized inverters, the first and second plurality of transistors having gates coupled to the tuning voltage input of the CML delay cell, wherein the switching point optimized inverters are followed by weighted tail current sources M0N that supply additional currents to the current source I0 at a drain node of the third transistor.Type: GrantFiled: November 6, 2006Date of Patent: July 22, 2008Assignee: International Business Machines CorporationInventors: Hayden C. Cranford, Jr., Marcel A. Kossel, Thomas E. Morf
-
Patent number: 7385426Abstract: A buffer circuit (318) including a first half circuit and a second half circuit. Each half circuit includes a first MOS transistor (M4, M9) as the input device and a source follower, a second MOS transistor (M23, M22) as a transconductance amplifier device, and a third MOS transistor (M5, M8) as a folded cascode device. The first half circuit receives a buffer input voltage as the input voltage and the second half circuit receives a reference voltage as the input voltage. The first and second half circuits providing a pair of differential output signals indicative of the buffer input voltage. The buffer circuit has a very low input capacitance where the input capacitance does not vary with the buffer input voltage and other operating conditions, such as fabrication process, temperature and power supply voltage variations.Type: GrantFiled: February 26, 2007Date of Patent: June 10, 2008Assignee: National Semiconductor CorporationInventors: Jun Wan, Peter R. Holloway
-
Patent number: 7355488Abstract: A differential amplifier circuit for use in a ring oscillator includes first and second MOS transistors to each source of which an operating power source voltage is applied, and which individually respond to first and second input signals with mutually contrary phases applied to gates thereof; cross-coupled first and second-stage transistors of which each drain-source channel is connected between each drain of the first and second MOS transistors and a ground voltage level; a first variable resistance, which is connected between a drain of the first MOS transistor cross-connected to a second gate of the cross-coupled second-stage transistors, and a first gate of the cross-coupled first-stage transistors, and which is controlled by the operating power source voltage applied to a gate thereof; and a second variable resistance, which is connected between a drain of the second MOS transistor cross-connected to a second gate of the cross-coupled first-stage transistors, and a first gate of the cross-coupled secondType: GrantFiled: June 15, 2006Date of Patent: April 8, 2008Assignee: Samsung Electronics Co., Ltd.Inventor: Kwang-Il Park
-
Patent number: 7352223Abstract: A delay circuit includes: an input signal line (IN) through which an input signal is inputted; a capacitor (106) charged with and discharging electric charge; a first switch (101) connected to the input signal line and operating according to the input signal when the capacitor is to be charged with electric charge; a second switch (102) connected to the input signal line and operating according to the input signal when the electric charge is to be discharged from the capacitor; and a comparison circuit (107) comparing a voltage of the capacitor and a reference voltage to output a delay signal of the input signal.Type: GrantFiled: August 2, 2006Date of Patent: April 1, 2008Assignee: Fujitsu LimitedInventor: Hiroyoshi Tomita
-
Patent number: 7287235Abstract: A method of simplifying a logic circuit for enabling cycle-by-cycle equivalence checking is provided. To accomplish this, first, a logic circuit is identified to be a variable delay circuit or a fixed delay circuit. If the logic circuit is a variable delay circuit, it is converted to a fixed delay circuit by using additional circuitry to obtain a fixed delay circuit. If the fixed delay circuit is a logic circuit that performs multiple cycle computations, it is converted to a logic circuit that performs the same computation in a single cycle. Circuit acceleration includes concatenating multiple copies of the fixed delay circuit. After performing circuit acceleration on all sub-circuits in the fixed delay circuit, a combined accelerated circuit is obtained. Thereafter, redundant flip-flops are identified and removed from the combined accelerated circuit and the combined accelerated circuit is optimized.Type: GrantFiled: August 6, 2004Date of Patent: October 23, 2007Assignee: Calypto Design Systems, Inc.Inventors: Gagan Hasteer, Deepak Goyal
-
Patent number: 7283596Abstract: A PAM-4 data slicer includes first, second, and third comparators which provide first, second, and third thresholds, respectively. Each of the comparators has an offset. The first and third comparators have an offset generating arrangement at their outputs to provide the first and third comparator circuits with symmetrical offsets.Type: GrantFiled: July 8, 2003Date of Patent: October 16, 2007Assignee: Avago Technologies General IP (Singapore) Pte LtdInventor: William W. Brown
-
Patent number: 7279924Abstract: Equalization circuitry includes additional components to boost the performance of the circuitry to a higher-order response. The additional components are preferably controllably variable so that the response can be adjusted to perform a wide range of equalization tasks. For example, the equalization circuitry can be used on signals received from connections having a wide range of signal propagation characteristics and/or on signals having a wide range of data rates, including data rates that can be very high.Type: GrantFiled: July 14, 2005Date of Patent: October 9, 2007Assignee: Altera CorporationInventor: Sergey Yuryevich Shumarayev
-
Patent number: 7263117Abstract: A delay line including analog delay elements each having a selectively adjusted coarse and fine delay portion is described. The coarse delay portion receives an input clock signal and generates a ramp signal having a slope based on a predetermined coarse delay setting. The fine delay portion generates a threshold voltage based on a predetermined fine delay setting. A comparator compares the coarse delay ramp signal voltage with the fine delay threshold voltage and generates an output clock signal when the ramp signal voltage surpasses the fine delay threshold voltage. The coarse delay is linearly adjustable based on a 32-bit binary input signal and the fine delay is binary-weight adjusted based on a 5-bit binary input signal. Both the coarse and fine delay portions are controlled by delay line control circuitry which compares a feedback version of the output clock signal with the input clock signal and provides control signals to increment or decrement coarse and fine delay in the delay line.Type: GrantFiled: April 9, 2003Date of Patent: August 28, 2007Assignee: Mosaid Technologies IncorporatedInventors: Ki-Jun Lee, Gurpreet Bhullar
-
Patent number: 7202726Abstract: A voltage-controlled oscillator design is disclosed that provides greater tuning range than a prior art differential amplifier design using “varactor” diodes. The design employs CMOS capacitors to replace varactor diodes. The CMOS capacitors are formed from PMOS transistors in which the drain of the transistor is electrically connected to the source of the same transistor, so that voltage-dependant capacitors are formed between the gate-to-source terminals and the gate-to-drain terminals of the PMOS transistor. Secondly, the monolithic inductors employed in the prior art are replaced by “active” inductors: the combination of a resistor connected in series with the gate of an NMOS transistor, where the potential at the drain of the NMOS transistor is held below that of the second terminal of the resistor by at least the threshold, or turn-on voltage, of the transistor. The resistor/transistor combination acts inductively at the frequency of oscillation of interest.Type: GrantFiled: January 6, 2005Date of Patent: April 10, 2007Assignee: Sires Labs Sdn. Bhd.Inventors: Mohan Krishna Kunanayagam, Shubha Sharma
-
Patent number: 7176737Abstract: A differential delay cell is provided herein that not only receives a pair of differential input values, but also receives a pair of differential control values for delaying the differential input values to produce a pair of differential output values. As such, a delay cell is provided, which is truly differential, and therefore, capable of demonstrating a significant improvement in noise performance. The differential delay cell of the present invention also demonstrates high frequency stability around the center frequency, constant gain and increased tuning range capabilities. In this manner, the differential delay cell may be used in PLL or DLL designs as part of a low noise VCO or a low noise delay line, respectively.Type: GrantFiled: June 25, 2004Date of Patent: February 13, 2007Assignee: Cypress Semiconductor Corp.Inventors: Michael P. Baker, Steven C. Meyers
-
Patent number: 7151397Abstract: A delay cell has selectable numbers of parallel load resistance transistors operable in parallel, and a similarly selectable number of bias current transistors connectable in parallel. The delay cell is preferably differential in construction and operation. A voltage controlled oscillator (“VCO”) includes a plurality of such delay cells connected in a closed loop series. Phase locked loop (“PLL”) circuitry includes such a VCO controlled by phase/frequency detector circuitry. The PLL can have a very wide range of operating frequencies as a result of the ability to control the number of load resistance transistors and bias current transistors that are active or inactive in each delay cell. Such activation/deactivation may be programmable or otherwise controlled.Type: GrantFiled: June 22, 2004Date of Patent: December 19, 2006Assignee: Altera CorporationInventors: Stjepan W Andrasic, Rakesh H Patel, Chong H Lee
-
Patent number: 7082172Abstract: A digital signal gating method and apparatus of a preprocessor in a detection system wherein the detection system includes a central processing unit, a main memory and a receiver, whereby the apparatus and method bifurcate received digital signals, delays them along a first path while subjecting the digital signals along a second path to detection, delay, and thresholding and thereby generates a gating signal from the second path so that digital signals of the first path, including pre-threshold amplitudes, may be recorded.Type: GrantFiled: October 9, 2002Date of Patent: July 25, 2006Assignee: Alliant Techsystems Inc.Inventors: Richard Charles Pringle, Joanna S. Quan
-
Patent number: 6972634Abstract: The invention provides an oscillator apparatus having a plurality of stages, with each stage of the plurality of stages having an output node, and with a plurality of input transistors within each stage. The various output nodes are coupled to the transistor inputs of the various stages, such that for the nth stage of the plurality of stages, the input to jth transistor, of the plurality of input transistors, is coupled to the (n?j)th output node, and wherein (n?j) is determined modulo N, where “N” is a total number of the plurality of stages and “j” is a transistor number of the plurality of input transistors within each stage. The various embodiments of the oscillator include oscillators with 6 or more stages and with 3 or more inputs per stage, plus any load input transistor, including 8 and 16 stage oscillators to produce a multiplicity of phases for any selected use.Type: GrantFiled: November 26, 2002Date of Patent: December 6, 2005Assignee: Agere Systems Inc.Inventor: Robert G. Renninger, II