Using Gyrator Patents (Class 333/215)
-
Patent number: 9552821Abstract: A value of gain is updated so that the greater the difference between the number of bits or estimated number of bits in a code obtained by encoding a string of integer value samples obtained by dividing each sample in a sample string derived from an input audio signal in a given interval by gain before the update and a predetermined number B of allocated bits, the greater the difference between the gain before the update and the updated gain. A gain code corresponding to the updated gain and an integer signal code obtained by encoding a string of integer value samples obtained by dividing each sample in the sample string by the gain are obtained.Type: GrantFiled: May 29, 2013Date of Patent: January 24, 2017Assignee: NIPPON TELEGRAPH AND TELEPHONE CORPORATIONInventors: Takehiro Moriya, Yutaka Kamamoto, Noboru Harada, Yusuke Hiwasaki, Masahiro Fukui
-
Patent number: 9515640Abstract: Apparatuses and devices are provided for bias level correction. An example apparatus includes: a bias-voltage generator configured to generate a bias voltage; a first transmission component configured to receive the bias voltage and generate a first output signal based at least in part on the bias voltage and one or more first data signals; and a first bias-level correction component configured to generate one or more first pulses based at least in part on the one or more first data signals to suppress one or more ripples associated with the bias voltage.Type: GrantFiled: January 20, 2015Date of Patent: December 6, 2016Assignee: Taiwan Semiconductor Manufacturing Company LimitedInventor: Sergiy Romanovskyy
-
Publication number: 20130285764Abstract: An RF front-end with on-chip transmitter/receiver isolation using a gyrator is presented herein. The RF front end is configured to support full-duplex communication and includes a gyrator and a transformer. The gyrator includes two transistors that are configured to isolate the input of a low-noise amplifier (LNA) from the output of a power amplifier (PA). The gyrator is further configured to isolate the output of the PA from the input of the LNA. The gyrator is at least partially or fully capable of being integrated on silicon-based substrate.Type: ApplicationFiled: June 28, 2013Publication date: October 31, 2013Inventors: Mohyee MIKHEMAR, Hooman DARABI
-
Patent number: 8514035Abstract: An RF front-end with on-chip transmitter/receiver isolation using a gyrator is presented herein. The RF front end is configured to support full-duplex communication and includes a gyrator and a transformer. The gyrator includes two transistors that are configured to isolate the input of a low-noise amplifier (LNA) from the output of a power amplifier (PA). The gyrator is further configured to isolate the output of the PA from the input of the LNA. The gyrator is at least partially or fully capable of being integrated on silicon-based substrate.Type: GrantFiled: March 19, 2010Date of Patent: August 20, 2013Assignee: Broadcom CorporationInventors: Mohyee Mikhemar, Hooman Darabi
-
Patent number: 8502626Abstract: An RF front-end with on-chip transmitter/receiver isolation using a gyrator is presented herein. The RF front end is configured to support full-duplex communication and includes a gyrator and a transformer. The gyrator includes a metal plate and an inductor that are configured to isolate the input of a low-noise amplifier (LNA) from the output of a power amplifier (PA) using the Hall effect. The gyrator is further configured to isolate the output of the PA from the input of the LNA. The gyrator is at least partially or fully capable of being integrated on silicon-based substrate.Type: GrantFiled: March 19, 2010Date of Patent: August 6, 2013Assignee: Broadcom CorporationInventors: Mohyee Mikhemar, Hooman Darabi
-
Patent number: 8400208Abstract: Switch circuits are disclosed, for providing a single-ended and a differentially switched high-voltage output signals by switching a high supply voltage in response to at least one logic-level control signal. The switch that provides the single-ended switched high-voltage output signal includes a chain of at least three serially coupled field effect transistors (FETs). The chain receives the high supply voltage and switches it to output the high-voltage output signal. The switch that provides the differentially switched high-voltage output signal includes two differentially coupled chains, each having at least three serially coupled FETs. The chains receive the high supply voltage and switch it to output the differential high-voltage output signal. A control/bias circuit provides a control voltage to at least one of the FETs in the chains, responsive to the control signal.Type: GrantFiled: December 14, 2011Date of Patent: March 19, 2013Assignee: Synopsys, Inc.Inventors: Agustinus Sutandi, Yanyi L. Wong
-
Patent number: 8242863Abstract: The present disclosure relates to techniques for simulating electrical inductance.Type: GrantFiled: August 15, 2008Date of Patent: August 14, 2012Assignee: Infineon Technologies AGInventors: Oliver Schmitz, Sven Karsten Hampel, Fabian Beichert, Marc Tiebout
-
Publication number: 20120081328Abstract: The invention provides an electrode arrangement for a capacitive sensor device and for a capacitive sensor, respectively, for detecting a position and/or an approach of an object, which comprises a sensor electrode and a first shield electrode, wherein the sensor electrode is arranged on a first side of a substantially flat substrate with a first side and a second side, and wherein the first shield electrode is arranged on the second side of the substrate and serves for shielding the alternating electric field emitted by the sensor electrode from ground. There is also provided a foil with an electrode arrangement according to the invention as well as a method for the production of a display arrangement with an electrode arrangement according to the invention.Type: ApplicationFiled: June 15, 2010Publication date: April 5, 2012Inventors: Thomas Kandziora, Peter Fasshauer
-
Patent number: 8111181Abstract: An embodiment of the invention provides a single-ended polar transmitting circuit. The single-ended polar transmitting circuit comprises a DAC, a differential-to-single-ended converter, a GmC filter and a load. The GmC filter comprises two gain stages, two filters, two switching devices, a translinear loop and a current mirror. When a second clock signal is high, a first current is conducted through the load, a second switching device and a second gain stage. When a first clock signal is high, a second current is conducted through a first switching device and the second gain stage. The first gain stage has a transconductance Gm1 and the second gain stage has a transconductance Gm2. The bandwidth of the GmC filter is approximately equal to the square root of the quantity (Gm1*Gm2)/(C1*C2). The bandwidth of the GmC filter is substantially a constant value.Type: GrantFiled: October 9, 2009Date of Patent: February 7, 2012Assignee: Texas Instruments IncorporatedInventors: Ganesh K. Balachandran, Baher S. Haroun
-
Patent number: 8098088Abstract: Switch circuits are disclosed, for providing a single-ended and a differentially switched high-voltage output signals by switching a high supply voltage in response to at least one logic-level control signal. The switch that provides the single-ended switched high-voltage output signal includes a chain of at least three serially coupled field effect transistors (FETs). The chain receives the high supply voltage and switches it to output the high-voltage output signal. The switch that provides the differentially switched high-voltage output signal includes two differentially coupled chains, each having at least three serially coupled FETs. The chains receive the high supply voltage and switch it to output the differential high-voltage output signal. A control/bias circuit provides a control voltage to at least one of the FETs in the chains, responsive to the control signal.Type: GrantFiled: June 20, 2008Date of Patent: January 17, 2012Assignee: Synopsys, Inc.Inventors: Agustinus Sutandi, Yanyi L. Wong
-
Patent number: 7843287Abstract: The present invention is directed to provide a low-power-consumption wide-range RF signal processing unit having a small chip occupation area. A semiconductor integrated circuit has, on a semiconductor chip, a resonant circuit including a first capacitor having a capacitance which can be controlled by a first control signal of a first control terminal, and a gyrator for equivalently emulating an inductor by including a second capacitor having a capacitance which can be controlled by a second control signal of a second control terminal. The capacitance and the inductor form a parallel resonant circuit. At the time of changing parallel resonant frequency, the capacitances of the first and second capacitors are coordinately changed. The parallel resonant circuit is suitable for an active load which is connected to an output node of an amplifier.Type: GrantFiled: May 27, 2008Date of Patent: November 30, 2010Assignee: Renesas Electronics CorporationInventors: Toru Masuda, Hiroshi Mori
-
Publication number: 20100039192Abstract: The present disclosure relates to techniques for simulating electrical inductance.Type: ApplicationFiled: August 15, 2008Publication date: February 18, 2010Applicant: Infineon Technologies AGInventors: Oliver Schmitz, Sven Karsten Hampel, Fabian Beichert, Marc Tiebout
-
Patent number: 7656255Abstract: Methods and apparatus are provided for programmable active inductance. The disclosed active inductor devices provide a tunable bandwidth with improved linearity. The disclosed active inductors have a variable frequency response corresponding to a variable inductance of the active inductor. The active inductor comprises a variable resistive circuit having an effective resistance, wherein the variable resistive circuit is comprised of at least one resistor that can be selectively bypassed in the variable resistive circuit to vary the effective resistive. The active inductor has an inductance that can be varied by varying the effective resistance.Type: GrantFiled: February 28, 2007Date of Patent: February 2, 2010Assignee: Agere Systems Inc.Inventors: Christopher J. Abel, Robert J. Kapuschinsky, Gary D. Polhemus
-
Patent number: 7522023Abstract: A gyrator includes a gyrator core and at least one common mode feedback circuit. The gyrator core includes four inverters mutually connected in a loop configuration between a pair of input ends and a pair of output ends. The common mode feedback circuit is provided between the pair of input ends and/or the pair of output ends and includes a forward-reverse connection inverter set and a backward-reverse connection inverter set. The forward-reverse connection inverter set has a first inverter, a second inverter connected in reverse series with the first inverter, and a first feedback resistor connected in parallel with the second inverter. The backward-reverse connection inverter set has a third inverter, a fourth inverter connected in reverse series with the third inverter, and a second feedback resistor connected in parallel with the fourth inverter.Type: GrantFiled: May 11, 2005Date of Patent: April 21, 2009Assignee: AMIC Communication CorporationInventors: Te-Chih Chang, Fang-Lih Lin
-
Patent number: 7512389Abstract: An active inductor includes bipolar transistors T1, T2, T3 and TD (TD being arranged in diode), where T1's emitter is connected to an output port and to T2's collector. T2's base is connected to a first voltage line and between two connected capacitors. T2's emitter is connected to T3's collecter. An end of one capacitor is connected to T1's base and to a second voltage line. An end of the other capacitor is connected to T3's emitter and to a third voltage line. T1's collector is connected to a fourth voltage line and to TM's collecter, which is connected to TM's base. TM's emitter is electrically connected to T3's base. Preferably, the transistors T1-T3 and TD are Silicon based, and the active inductor is fabricated on a single substrate comprising Silicon. The active inductor is incorporated into adaptive oscillators and amplifiers and an improved transceiver.Type: GrantFiled: January 9, 2006Date of Patent: March 31, 2009Assignee: NEC CorporationInventor: Laurent Desclos
-
Publication number: 20090033440Abstract: The present invention is directed to provide a low-power-consumption wide-range RF signal processing unit having a small chip occupation area. A semiconductor integrated circuit has, on a semiconductor chip, a resonant circuit including a first capacitor having a capacitance which can be controlled by a first control signal of a first control terminal, and a gyrator for equivalently emulating an inductor by including a second capacitor having a capacitance which can be controlled by a second control signal of a second control terminal. The capacitance and the inductor form a parallel resonant circuit. At the time of changing parallel resonant frequency, the capacitances of the first and second capacitors are coordinately changed. The parallel resonant circuit is suitable for an active load which is connected to an output node of an amplifier.Type: ApplicationFiled: May 27, 2008Publication date: February 5, 2009Inventors: Toru MASUDA, Hiroshi Mori
-
Patent number: 7342458Abstract: The invention proposes a negative gain transconductance amplifier circuit (1) for capacitive load that includes: an RC serial circuit connected between an input terminal (E) of the amplifier circuit and a intermediate terminal (A); an amplification level connected between the intermediate terminal and an output terminal (S) designed to be connected to a capacitive load, and which includes: a first negative gain transconductance amplifier (2) connected via open loop between the intermediate terminal and the output terminal; a second negative gain transconductance amplifier (3) with characteristics that are notably identical to those of the first amplifier, connected via closed loop; its input and output are connected to the intermediate terminal via a resistance (R1).Type: GrantFiled: November 29, 2005Date of Patent: March 11, 2008Assignees: STMicroelectronics (Rousset) SAS, Universite de Provence (Aix-Marseille I)Inventors: Gilles Bas, Hervé Barthelemy
-
Patent number: 7292092Abstract: A resonator circuit is shown that is fabricated with substantially identical elements disposed symmetrically along an axis such that the circuit has a linear response to bias current. The alignment of the circuit permits multiple characteristics of the circuit to be calibrated.Type: GrantFiled: August 25, 2005Date of Patent: November 6, 2007Assignee: Integration Associates Inc.Inventor: Hendricus De Ruijter
-
Patent number: 7274276Abstract: An amplifier circuit comprising a transconductor device connected to a phase shifter section. The phase shifter section has an adjustable phase shift and an impedance at least partially dependent of the frequency of an input signal. In use, the adjustable phase shift is adjusted to have substantially the opposite value of a phase shift of the transconductor device. In an embodiment, the phase shifter section comprises a capacitor device and an adjustable resistor device which comprises an amplifier device with an input contact for receiving a resistance control signal; a first output contact connected to the capacitor devices and a second output contact connected to the transconductor device. The amplifier circuit further comprises a control device for providing said resistance control signal to the input contact of the amplifier device.Type: GrantFiled: June 3, 2002Date of Patent: September 25, 2007Assignee: Telefonktiebolaget LM Ericsson (publ)Inventor: Johannes Wilhelmus Theodorus Eikenbroek
-
Patent number: 7253707Abstract: An active inductor capable of tuning a self-resonant frequency, an inductance, a Q factor, and a peak Q frequency by applying a tunable feedback resistor to a cascode-grounded active inductor is disclosed. The tunable active inductor includes a first transistor having a source connected to a power supply voltage and a gate connected to first bias voltage; a second transistor having a drain connected to a drain of the first transistor and a gate connected to a second bias voltage; a third transistor having a drain connected to a source of the second transistor and a source connected to a ground voltage; a fourth transistor having a drain connected to a gate of the third transistor, a source connected to the ground voltage and a gate connected to a third bias voltage; a fifth transistor having a source connected to the drain of the fourth transistor and a drain connected to the power supply voltage.Type: GrantFiled: May 31, 2005Date of Patent: August 7, 2007Assignees: Samsung Electronics Co., Ltd., Georgia Tech Research CorporationInventors: Rajarshi Mukhopadhy, Sebastien Nuttinck, Sang-Hyun Woo, Jong-Han Kim, Seong-Soo Lee, Chang-Ho Lee, Joy Laskar
-
Patent number: 7215227Abstract: Compensation of effects derived from bandwidth limitations of an active frequency-selective circuit is effected by appropriately coupling a resistance to the frequency-selective circuit. In one embodiment, the resistance is designed to have a value that is inversely related to the tangent of a phase-shift at a compensation frequency.Type: GrantFiled: March 31, 2004Date of Patent: May 8, 2007Assignee: Silicon Laboratories Inc.Inventor: Zhiwei Dong
-
Patent number: 7199685Abstract: The present invention provides an active inductor apparatus and system, having a variable frequency response through inductance adjustment. The active inductor apparatus comprises a variable resistive element and a variable gain element, and the system further comprises an inductance controller and a gain controller. The variable resistive element has a first terminal and a second terminal, with the second terminal capable of receiving a first adjustment signal. The inductance controller is capable of providing the first adjustment signal to control and adjust a resistance level of the variable resistive element. The variable gain element has a third terminal capable of receiving a second adjustment signal. The gain controller is capable of providing the second adjustment signal to control and adjust a transconductance of the variable gain element.Type: GrantFiled: August 30, 2004Date of Patent: April 3, 2007Assignee: Agere Systems Inc.Inventor: Christopher A. Gill
-
Patent number: 7068130Abstract: An active inductor circuit (L) includes first (T1) and second (T2) terminals for coupling to respective external terminals (Hi,Lo), said first and second terminals being coupled to a first transconductance circuit (gm1), a second transconductance circuit (gm2) and a feedback circuit (fb) included in said active inductor circuit. An output terminal (OUT1) of said first transconductance circuit (gm1) is coupled to an input terminal of said second transconductance circuit (gm2), an output terminal (OUT2) of said second transconductance circuit (gm2) is coupled to an input terminal (IN1) of said first transconductance circuit (gm1) via said feedback circuit (fb), and said active inductor circuit further including a capacitor (C1) coupled between said output terminal (OUT) of said first transconductance circuit (gm1) and said second terminal (T2).Type: GrantFiled: April 14, 2004Date of Patent: June 27, 2006Assignee: AlcatelInventors: Jean-Michel Vladimir Redoute, Joannes Mathilda Josephus Sevenhans
-
Patent number: 7058382Abstract: A radiotelephony device employing filters and methods for eliminating a DC component from an electronic signal provide for circuitry having a zero corresponding to a cut-off frequency, and circuitry for shifting the zero by an amount corresponding to the absolute value of that cut-off frequency. In such radiotelephony device, the filters and methods, which include integration and operation of gyrators, tend to be (a) suited for incorporation in integrated circuits by virtue of reducing the physical size of the required capacitors and (b) reduce time-dependent inertia.Type: GrantFiled: February 5, 2003Date of Patent: June 6, 2006Assignee: Koninklijke Philips Electronics N.V.Inventor: Nigel Greer
-
Patent number: 7042317Abstract: An active inductor circuit implemented in sub-micron CMOS semiconductor technology is usable at gigaHertz frequencies and includes an input node, a non-inverting transconductor circuit comprising a differential pair of NMOS transistors connected to the input node, an inverting transconductor circuit comprising an NMOS transistor connected to an output node of the non-inverting transconductor circuit and connected to the input node in a gyrator feedback configuration. Varactors coupled to the transconductor circuits tune the frequency and Q of the active inductor circuit.Type: GrantFiled: September 8, 2004Date of Patent: May 9, 2006Assignee: State of Oregon, acting by and through the Board of Higher Education on behalf of Portland State UniversityInventors: Haiqiao Xiao, Rolf Schaumann, W. Robert Daasch
-
Patent number: 7012487Abstract: A system on chip such as a radio receiver has reduced suceptibility to voltages in the bulk silicon by using gyrator elements in the receiver with each gyrator element including a plurality of current sources interconnected to provide output transconductance voltages, and a variable load for the current sources including first and second load resistors each serially connected with one other plurality of current sources. A variable resistance interconnects nodes of the load resistors with the variable resistance comprising a pair of native MOS transistors having low threshold voltages. In a preferred embodiment the first and second load resistors comprise first and second MOS transistors with the pair of native transistors serially connected between source elements of the first and second MOS transistors.Type: GrantFiled: April 18, 2001Date of Patent: March 14, 2006Assignee: Broadcom CorporationInventor: Stephen Allott
-
Patent number: 6737944Abstract: A transistor M1 has its drain connected to a source of a transistor M2 through a capacitor Cc3. A series connection of a resistor R and a capacitor Cc1 is provided between a source of the transistor M1 and a gate of the transistor M2. The transistor M1 has its gate connected to a drain of the transistor M2 through a capacitor Cc2. Appropriate dc bias potentials P1, P2 and P3 are provided for the drain of the transistor M2, the gate and the drain of the transistor M1, respectively, so that an active inductor is obtained between the gate and the source of the transistor M2.Type: GrantFiled: March 15, 2001Date of Patent: May 18, 2004Assignee: Renesas Technology Corp.Inventor: Tatsuya Kunikiyo
-
Patent number: 6577212Abstract: The invention relates to an integrated gyrator structure, in which each transistor in the gyrator core (preferably MOS devices) has series feedback associated therewith. This allows for compensation over a large bandwidth of the effects of channel delay in the MOS transistors.Type: GrantFiled: July 14, 2000Date of Patent: June 10, 2003Assignee: Telefonaktiebolaget L M Ericsson (Publ)Inventors: Sven Mattisson, Henrik Geis
-
Patent number: 6545569Abstract: Filters and methods for eliminating a DC component from an electronic signal provide for circuitry having a zero corresponding to a cut-off frequency, and circuitry for shifting the zero by an amount corresponding to the absolute value of that cut-off frequency. The filters and methods, which include integration and operation of gyrators, are particularly well-suited for incorporation in integrated circuits by virtue of reducing the physical size of the required capacitors. A further advantage is the reduction of time-dependent inertia. Applications of the filters and methods include, but are not limited to, radiotelephony.Type: GrantFiled: December 3, 1999Date of Patent: April 8, 2003Assignee: Koninklijke Philips Electronics N.V.Inventor: Nigel Greer
-
Patent number: 6515560Abstract: An active inductor includes an MOSFET having a gate, a drain serving as an output terminal and a grounded source, the MOSFET having a transconductance gm1, and a capacitor having opposite ends, one of which is grounded and the other of which is connected to the gate of the MOSFET and to a voltage-controlled constant current source having a transconductance gm, the capacitor having a capacitance C, the active inductor being operative with a small-signal output impedance Zo between the output terminal and the ground expressed as Zo=j&ohgr;{C/(gm1·gm)} (wherein &ohgr; is an angular frequency) and with an inductance Leq expressed as Leq={C/(gm1·gm)}.Type: GrantFiled: February 5, 2001Date of Patent: February 4, 2003Assignee: Sharp Kabushiki KaishaInventor: Alberto O. Adan
-
Publication number: 20020153973Abstract: A system on chip such as a radio receiver has reduced suceptibility to voltages in the bulk silicon by using gyrator elements in the receiver with each gyrator element including a plurality of current sources interconnected to provide output transconductance voltages, and a variable load for the current sources including first and second load resistors each serially connected with one other plurality of current sources. A variable resistance interconnects nodes of the load resistors with the variable resistance comprising a pair of native MOS transistors having low threshold voltages. In a preferred embodiment the first and second load resistors comprise first and second MOS transistors with the pair of native transistors serially connected between source elements of the first and second MOS transistors.Type: ApplicationFiled: April 18, 2001Publication date: October 24, 2002Inventor: Stephen Allott
-
Patent number: 6404308Abstract: Integrated circuits, for example, gyrator circuits include transistors that are preferably MOS devices and that are provided with series feedback networks, which compensate for the effects of channel delay in the MOS devices.Type: GrantFiled: December 23, 1999Date of Patent: June 11, 2002Assignee: Telefonaktiebolaget LM Ericsson (publ)Inventor: Sven Mattisson
-
Patent number: 6340916Abstract: An innovated transimpedance amplifier circuit consists of a buffer circuit, a simulation resistance circuit, and an amplifier circuit. The buffer circuit for inputting a signal circuit is constituted by two FETs and a resistor, and has a high current input efficiency and function of widening circuit frequency band. The simulation resistance circuit is constituted by a resistor, two buffer units, a coupling capacitor, and a biasing resistor. When operating at a low frequency, the simulating resistance circuit permits a large amount of background DC to flow through; on the other hand, when operating at a high frequency, this circuit can improve the signal coupling efficiency and reduce foreign signal output voltage. On the whole, by the circuit of the present invention, both the detecting sensitivity and the amplification factor of the signal current can be significantly improved.Type: GrantFiled: September 21, 2000Date of Patent: January 22, 2002Assignee: Telecommunications Laboratories, Chunghwa Telecom Co., Ltd.Inventors: Tsz-Lang Chen, Guang-Ching Leu, Chun-Yo Hsu
-
Patent number: 6327465Abstract: A monolithic active frequency selection circuit includes an input presenting a frequency-dependent impedance and a first gain block configured to provide less than unity voltage gain, a high input impedance and a low output impedance. An output of the first amplifier is coupled to the frequency selection circuit input. The frequency selection circuit includes a first phase shifter that, in one aspect, is formed by a first capacitor coupled between the first port and a reference voltage. The frequency selection circuit also includes a second amplifier configured to provide greater than unity voltage gain. The second amplifier has an input coupled to the output of the first amplifier and an output coupled to the input of the first amplifier. The frequency selection circuit further includes a second phase shifter, which may be formed from a capacitor coupled between the output of the second amplifier and a reference voltage.Type: GrantFiled: December 2, 1998Date of Patent: December 4, 2001Assignee: Micron Technology, Inc.Inventor: Leonard Forbes
-
Patent number: 6317016Abstract: An arrangement of differential amplifying-type gyrators is used to implement a signal-filtering circuit with significantly reduced power consumption. One specific example implementation is directed to a signal-filtering circuit arrangement that uses a gyrator-type signal-filtering circuit to simulate a multiple-section LC ladder implementation. A plurality of transconductance cells are arranged to simulate the first inductance ladder section and at least one subsequent inductance ladder section. The first inductance ladder section is adapted to provide a gain of two or three. By setting the gain of the first section in this manner, the noise contribution of the subsequent sections is significantly lessened relative to the conventional implementation in which the gain of the first section is unity.Type: GrantFiled: May 14, 1999Date of Patent: November 13, 2001Assignee: Koninklijke Philips ElectronicsInventor: Timothy C. Kuo
-
Patent number: 6107893Abstract: An inductorless voltage controlled oscillator that may be fabricated using CMOS circuit elements. In one aspect, the present invention includes a synthetic inductance formed on a substrate and having first and second power supply terminals and a signal port. Additionally, an active admittance transformation network is formed on the substrate and coupled to the synthetic inductance and to the port. The synthetic inductance manifests an admittance at the port which has an inductive component and a positive real component. The active admittance transformation network transforms the positive real component of the synthetic inductance admittance to a negative real component and preserves the inductive character of the synthetic inductance admittance. The synthetic inductance can provide an effective Q of greater than twenty. The active admittance transformation network and the synthetic inductance cooperate to produce a voltage-variable oscillation frequency in excess of fifty megahertz.Type: GrantFiled: December 2, 1998Date of Patent: August 22, 2000Assignee: Micron Technology, Inc.Inventor: Leonard Forbes
-
Patent number: 6025765Abstract: A gyrator includes shunt or feedback nodal capacitors and shunt lossy inductors without shunt load resistors. The effective nodal capacitance is reduced by the introduction of the shunt lossy inductors. The inductors act to discriminate against injected power supply noise, resulting in improved oscillator phase noise. The inductors produces less drop dc voltage than the resistive load, so that larger linear oscillation is obtained with improved oscillator phase noise.Type: GrantFiled: April 8, 1998Date of Patent: February 15, 2000Assignee: Nortel Networks CorporationInventor: Anthony Kevin Dale Brown
-
Patent number: 5825265Abstract: First and second transconductance amplifiers OTA 1, OTA 2, each having two input terminals, and two output terminals are constructed in such a manner that a first input terminal of the OTA 1 is connected with a second output terminal of the OTA 2, a first output terminal of the OTA 1 and a first input terminal of the OTA 2 are connected to a capacitor which is grounded at one end, and a second input terminal and a second output terminal of the OTA 1 and a second input terminal and a first output terminal of the OTA 2 are AC-grounded.Type: GrantFiled: December 1, 1995Date of Patent: October 20, 1998Assignee: NEC CorporationInventor: Tomohiro Fujii
-
Patent number: 5793251Abstract: A demodulator circuit includes a gyrator circuit forming a derived equivalent inductance which is used in a demodulating circuit. The gyrator circuit has a first operational transconductance amplifier and a second operational transconductance amplifier, wherein a second input terminal of the first operational transconductance amplifier is connected to a first output terminal of the second operational transconductance amplifier. A second output terminal of the first operational transconductance amplifier is connected to a second input terminal of the second operational transconductance amplifier. Both of the second input terminal of the first operational transconductance amplifier and the second input terminal of the second operational transconductance amplifier are grounded via a constant dc voltage. A first output terminal of the first operational transconductance amplifier is connected to a first input terminal of the second operational transconductance amplifier.Type: GrantFiled: December 4, 1996Date of Patent: August 11, 1998Assignee: NEC CorporationInventor: Tomohiro Fujii
-
Patent number: 5635880Abstract: A microwave differential amplifier comprises a first and a second matched NMOS device, each connected with the source to a common bias node, the gate to an input port for receiving a differential input signal and with the drains to an output port for providing a differential output signal. The Miller capacitors of each device provide the necessary feedback between the input and output ports for shifting the phase of the differential output signal with respect to the phase of the differential input signal with 45.degree. at a predetermined frequency. The operating point of the NMOS devices is maintained in the linear region of the respective transfer characteristic, using matched loads and a corresponding bias current. The loads may be resistors, in which case AGC is used for maintaining a constant bias current, or active loads. A VCO built with four such differential amplifiers in a gyrator configuration oscillates at the predetermined frequency and has eight output signals.Type: GrantFiled: March 14, 1996Date of Patent: June 3, 1997Assignee: Northern Telecom LimitedInventor: Anthony K. D. Brown
-
Patent number: 5635884Abstract: The grounded inductance circuit utilizing a gyrator circuit includes a first operational transconductance amplifier, a second operational transconductance amplifier and a first capacitor. A first output terminal of the first operational transconductance amplifier is connected to a first input terminal of the second operational transconductance amplifier, and a second output terminal of the first operational transconductance amplifier is connected to a second input terminal of the second operational transconductance amplifier. A first output terminal of the second operational transconductance amplifier is connected to a second input terminal of the first operational transconductance amplifier and a second output terminal of the second operational transconductance amplifier is connected to a first input terminal of the first operational transconductance amplifier.Type: GrantFiled: June 3, 1996Date of Patent: June 3, 1997Assignee: NEC CorporationInventor: Tomohiro Fujii
-
Patent number: 5371801Abstract: Apparatus for absorbing acoustic energy directed toward a wall. The appars includes a piezoelectric layer intermediate the wall and the source of the acoustic energy. Circuitry attached to the output of the transducer compensates blocked and motional capacitances of the transducer so that the output signal generates real current for dissipation in a resistor thereby to minimize any echo reflected from the piezoelectric layer.Type: GrantFiled: January 4, 1993Date of Patent: December 6, 1994Assignee: The United States of America as represented by the Secretary of the NavyInventors: James M. Powers, Mark B. Moffett, Stephen S. Gilardi
-
Patent number: 5343170Abstract: A voltage controlled oscillator (VCO) including a negative feedback circuit operates in response to a negative feedback signal generated during active transistor region operation of transistors in transconductance amplifying stages coupled thereto. As a result, harmonic distortion and problems of noise and unstable frequency oscillation are obviated or significantly reduced. The VCO includes first and second variable transconductance (gm) amplifying stages whose non-inverting (+) and inverting (-) terminals are respectively grounded and a first condenser connected between an output terminal of the first transconductance (gm) amplifying stage and a non-inverting (+) terminal of the second transconductance (gm) amplifying stage. A negative-resistive circuit is used to provide a negative feedback.Type: GrantFiled: January 8, 1993Date of Patent: August 30, 1994Assignee: Samsung Electronics Co., Ltd.Inventor: Junseong Lee
-
Patent number: 5267027Abstract: A Y/C separation circuit includes a glass delay line for delaying an input composite video signal. A luminance signal and a chrominance signal are separated from each other by an adding circuit and a subtracting circuit each of which receives the input signal and an output signal from the glass delay line. The output signal from the glass delay line is phase-shifted by a 90.degree. phase shifting circuit and then inputted to a multiplier which further receives the input signal. The multiplier outputs an error signal according to a phase difference between color burst signals included in the both signals, and a control voltage according to the error signal is outputted from a low-pass filter. The control voltage is applied to gyrators which terminate an input and an output of the glass delay line, respectively, whereby an inductance value of each of the gyrators is controlled by the control voltage such that a delay time of the glass delay line can be exactly adjusted at one horizontal period.Type: GrantFiled: April 28, 1992Date of Patent: November 30, 1993Assignee: Sanyo Electric Co., Ltd.Inventors: Hidehiro Ugaki, Kazunori Nohara, Nobukazu Hosoya
-
Patent number: 5263192Abstract: A filter (13) for providing temperature compensation for the quality factor thereof comprises transconductance amplifiers (23 and 24) in a gyrator configuration coupled between an input node (21) and an output node (22). A parallel capacitor (25) is coupled between the input node (21) and a supply voltage, and a parallel resistor (26) is coupled between the input node (21) and the supply voltage. A series capacitor (27) is coupled to the output node (22), and a series resistor (28) is coupled between the second capacitor (27) and the supply voltage.Type: GrantFiled: April 6, 1992Date of Patent: November 16, 1993Assignee: Motorola, Inc.Inventors: James G. Mittel, John J. Parkes, Jr.
-
Patent number: 5256991Abstract: A broadband microwave active inductor circuit for producing a flat inductive response versus frequency comprises a pair of bipolar transistors arranged in a gyrator configuration for producing an active inductance. Because the transistors exhibit intrinsic characteristics which influence the inductive response of the active inductor circuit, a feedback network is connected to the gyrator configuration to compensate for the intrinsic characteristics of the transistors so that the active inductor circuit realizes a flat inductive response over a wide range of frequencies including microwave frequencies.Type: GrantFiled: May 15, 1992Date of Patent: October 26, 1993Assignee: Iowa State University Research Foundation, Inc.Inventors: Charles F. Campbell, Robert J. Weber
-
Patent number: 5243431Abstract: A filter equipment comprises a plurality of filters, which are connected in cascade or in parallel. Characteristics of each filter are controlled according to an applied current. Desired characteristics can be realized by a relatively simple circuit configuration. The filter is controlled to adapt to PAL or NTSC standards, for example.Type: GrantFiled: March 25, 1992Date of Patent: September 7, 1993Assignee: Rohm Co., Ltd.Inventor: Ryosuke Inagaki
-
Patent number: 5202655Abstract: A low pass filter using two pseudo gyrators 10 and 20 is disclosed. The gate-source capacitances of field effect transistors forming the pseudo gyrator circuit can be considered to be included in capacitors for forming the low pass filter. Therefore, an ideal admittance matrix for a gyrator is obtained. Increase in integration density of the low pass filter can be achieved since the low pass filter is formed by a simplified pseudo gyrator circuit.Type: GrantFiled: December 27, 1991Date of Patent: April 13, 1993Assignee: Sharp Kabushiki KaishaInventor: Shinji Hara
-
Patent number: 5144287Abstract: In a current level sensing circuit employing a gyrator to control an opto-isolator, a coupling circuit having an input impedance of a magnitude sufficiently higher than the output impedance of the gyrator that it does not substantially load the gyrator is employed to couple the gyrator output to the opto-isolator. In one embodiment, a differential amplifier receives the gyrator output at a first input which is associated with an output that is coupled to the isolator and a predetermined reference voltage supply is applied to a second input of the differential amplifier. A current sink is connected in a common load path portion of the differential amplifier and is otherwise connected to implement differential amplifier current limiting at a level which assures damage-free operation of the isolator as well as insensitivity to low amplitude electrical disturbances applied to the gyrator.Type: GrantFiled: December 28, 1990Date of Patent: September 1, 1992Assignee: ROLM SystemsInventor: Joseph D. Remson
-
Patent number: 5093642Abstract: An electrical circuit (200) comprises a first circuit (208) constructed and arranged to simulate an inductor and a second circuit (210) constructed and arranged to simulate an inductor. Coupled to these circuits is a third circuit (212) for simulating a mutual inductance therebetween.Type: GrantFiled: June 4, 1990Date of Patent: March 3, 1992Assignee: Motorola, Inc.Inventor: James G. Mittel