Ferroelectric Patents (Class 365/145)
-
Patent number: 11688447Abstract: According to various aspects, a memory cell is provided, the memory cell may include a field-effect transistor; a first control node and a second control node, a first capacitor structure including a first electrode connected to the first control node, a second electrode connected to a gate region of the field-effect transistor, and a remanent-polarizable region disposed between the first electrode and the second electrode of the first capacitor structure; and a second capacitor structure including a first electrode connected to the second control node, a second electrode connected to the gate region of the field-effect transistor. In some aspects, the first capacitor structure may have a first capacitance and the second capacitor structure may have a second capacitance different from the first capacitance.Type: GrantFiled: March 3, 2022Date of Patent: June 27, 2023Assignee: Ferroelectric Memory GmbHInventor: Johannes Ocker
-
Patent number: 11670353Abstract: The present disclosure includes apparatuses, methods, and systems for current separation for memory sensing. An embodiment includes applying a sensing voltage to a memory cell having a ferroelectric material, and determining a data state of the memory cell by separating a first current output by the memory cell while the sensing voltage is being applied to the memory cell and a second current output by the memory cell while the sensing voltage is being applied to the memory cell, wherein the first current output by the memory cell corresponds to a first polarization state of the ferroelectric material of the memory cell and the second current output by the memory cell corresponds a second polarization state of the ferroelectric material of the memory cell.Type: GrantFiled: February 26, 2021Date of Patent: June 6, 2023Assignee: Micron Technology, Inc.Inventor: Daniele Vimercati
-
Patent number: 11664060Abstract: A memory is provided which comprises a capacitor including non-linear polar material. The capacitor may have a first terminal coupled to a node (e.g., a storage node) and a second terminal coupled to a plate-line. The capacitors can be a planar capacitor or non-planar capacitor (also known as pillar capacitor). The memory includes a transistor coupled to the node and a bit-line, wherein the transistor is controllable by a word-line, wherein the plate-line is parallel to the bit-line. The memory includes a refresh circuitry to refresh charge on the capacitor periodically or at a predetermined time. The refresh circuit can utilize one or more of the endurance mechanisms. When the plate-line is parallel to the bit-line, a specific read and write scheme may be used to reduce the disturb voltage for unselected bit-cells. A different scheme is used when the plate-line is parallel to the word-line.Type: GrantFiled: November 19, 2021Date of Patent: May 30, 2023Assignee: Kepler Computing Inc.Inventors: Rajeev Kumar Dokania, Amrita Mathuriya, Sasikanth Manipatruni
-
Patent number: 11659715Abstract: The present technology includes a semiconductor memory device. The semiconductor memory device includes a stack including a conductive pattern and an insulating pattern, a channel structure penetrating the stack, and a memory pattern between the conductive pattern and the channel structure. The memory pattern includes a blocking pattern, a tunnel pattern, a storage pattern, and a ferroelectric pattern.Type: GrantFiled: December 23, 2021Date of Patent: May 23, 2023Assignee: SK hynix Inc.Inventors: Kun Young Lee, Sun Young Kim, Jae Gil Lee
-
Patent number: 11651829Abstract: A nonvolatile memory device includes a peripheral circuit region and a memory cell region vertically connected with the peripheral circuit region, the peripheral circuit region including at least one first metal pad, and the memory cell region including at least one second metal pad directly connected with the at least one first metal pad. A method of programming the nonvolatile memory device includes: receiving a programming command, data for a plurality of pages, and an address corresponding to a selected word-line; programming the data for one of the pages to an unselected word-line; reading data of a previously programmed page from the selected word-line; and programming the data for the remaining pages and the data of the previously programmed page to the selected word-line.Type: GrantFiled: July 29, 2020Date of Patent: May 16, 2023Assignee: SAMSUNG ELECTRONICS CO., LTD.Inventors: Kyung-Min Kang, Dongku Kang, Su Chang Jeon, Won-Taeck Jung
-
Patent number: 11625302Abstract: A method of programming a nonvolatile memory device includes: receiving a programming command, data for a plurality of pages, and an address corresponding to a selected word-line; programming the data for one of the pages to an unselected word-line; reading data of a previously programmed page from the selected word-line; and programming the data for the remaining pages and the data of the previously programmed page to the selected word-line.Type: GrantFiled: November 22, 2019Date of Patent: April 11, 2023Assignee: SAMSUNG ELECTRONICS CO., LTD.Inventors: Kyung-Min Kang, Dongku Kang, Su Chang Jeon, Won-Taeck Jung
-
Patent number: 11624784Abstract: A state monitoring circuit is disclosed for monitoring health states of N energy storage capacitors in an energy-storage capacitor device, the energy-storage capacitor device including N channels, and each channel comprising one energy storage capacitor, where the state monitoring circuit is configured to: disconnect first terminals of the N energy storage capacitors from the energy-storage capacitor device one by one; and determine whether each of the N energy storage capacitors is abnormal in accordance with a voltage at the first terminal of a corresponding one of the energy storage capacitors, where N is a positive integer.Type: GrantFiled: June 8, 2021Date of Patent: April 11, 2023Assignee: Silergy Semiconductor Technology (Hangzhou) LTDInventor: Peng Shao
-
Patent number: 11616089Abstract: Disclosed herein is a solid state imaging device including a support substrate; an imaging semiconductor chip having a pixel array disposed on the support substrate; and an image processing semiconductor chip disposed on the support substrate, wherein the imaging semiconductor chip and the image processing semiconductor chip are connected by through-vias, and interconnects formed on the support substrate.Type: GrantFiled: August 28, 2019Date of Patent: March 28, 2023Assignee: SONY CORPORATIONInventors: Shunichi Sukegawa, Noriyuki Fukushima
-
Patent number: 11610619Abstract: A memory is provided which comprises a capacitor including non-linear polar material. The capacitor may have a first terminal coupled to a node (e.g., a storage node) and a second terminal coupled to a plate-line. The capacitors can be a planar capacitor or non-planar capacitor (also known as pillar capacitor). The memory includes a transistor coupled to the node and a bit-line, wherein the transistor is controllable by a word-line, wherein the plate-line is parallel to the bit-line. The memory includes a refresh circuitry to refresh charge on the capacitor periodically or at a predetermined time. The refresh circuit can utilize one or more of the endurance mechanisms. When the plate-line is parallel to the bit-line, a specific read and write scheme may be used to reduce the disturb voltage for unselected bit-cells. A different scheme is used when the plate-line is parallel to the word-line.Type: GrantFiled: November 18, 2021Date of Patent: March 21, 2023Assignee: Kepler Computing Inc.Inventors: Rajeev Kumar Dokania, Amrita Mathuriya, Sasikanth Manipatruni
-
Patent number: 11610620Abstract: A memory is provided which comprises a capacitor including non-linear polar material. The capacitor may have a first terminal coupled to a node (e.g., a storage node) and a second terminal coupled to a plate-line. The capacitors can be a planar capacitor or non-planar capacitor (also known as pillar capacitor). The memory includes a transistor coupled to the node and a bit-line, wherein the transistor is controllable by a word-line, wherein the plate-line is parallel to the bit-line. The memory includes a refresh circuitry to refresh charge on the capacitor periodically or at a predetermined time. The refresh circuit can utilize one or more of the endurance mechanisms. When the plate-line is parallel to the bit-line, a specific read and write scheme may be used to reduce the disturb voltage for unselected bit-cells. A different scheme is used when the plate-line is parallel to the word-line.Type: GrantFiled: November 18, 2021Date of Patent: March 21, 2023Assignee: Kepler Computing Inc.Inventors: Rajeev Kumar Dokania, Amrita Mathuriya, Sasikanth Manipatruni
-
Patent number: 11605411Abstract: A high-density low voltage ferroelectric (or paraelectric) memory bit-cell that includes a planar ferroelectric or paraelectric capacitor. The memory bit-cell comprises 1T1C configuration, where a plate-line is parallel to a word-line, or the plate-line is parallel to a bit-line. The memory bit-cell can be 1TnC, where ‘n’ is a number. In a 1TnC bit-cell, the capacitors are vertically stacked allowing for multiple values to be stored in a single bit-cell. The memory bit-cell can be multi-element FE gain bit-cell. In a multi-element FE gain bit-cell, data sensing is done with signal amplified by a gain transistor in the bit-cell. As such, higher storage density is realized using multi-element FE gain bit-cells. In some examples, the 1T1C, 1TnC, and multi-element FE gain bit-cells are multi-level bit-cells. To realize multi-level bit-cells, the capacitor is placed in a partially switched polarization state by applying different voltage levels or different time pulse widths at the same voltage level.Type: GrantFiled: July 30, 2021Date of Patent: March 14, 2023Assignee: Kepler Computing Inc.Inventors: Rajeev Kumar Dokania, Noriyuki Sato, Tanay Gosavi, Pratyush Pandey, Debo Olaosebikan, Amrita Mathuriya, Sasikanth Manipatruni
-
Patent number: 11605413Abstract: A memory is provided which comprises a capacitor including non-linear polar material. The capacitor may have a first terminal coupled to a node (e.g., a storage node) and a second terminal coupled to a plate-line. The capacitors can be a planar capacitor or non-planar capacitor (also known as pillar capacitor). The memory includes a transistor coupled to the node and a bit-line, wherein the transistor is controllable by a word-line, wherein the plate-line is parallel to the bit-line. The memory includes a refresh circuitry to refresh charge on the capacitor periodically or at a predetermined time. The refresh circuit can utilize one or more of the endurance mechanisms. When the plate-line is parallel to the bit-line, a specific read and write scheme may be used to reduce the disturb voltage for unselected bit-cells. A different scheme is used when the plate-line is parallel to the word-line.Type: GrantFiled: November 19, 2021Date of Patent: March 14, 2023Assignee: Kepler Computing Inc.Inventors: Rajeev Kumar Dokania, Amrita Mathuriya, Sasikanth Manipatruni
-
Patent number: 11594271Abstract: In various embodiments, a memory cell arrangement is provided including a memory cell driver and one or more memory cells, wherein one or more control nodes of each of the one or more memory cells are electrically conductively connected to one or more output nodes of the memory cell driver. The memory cell driver may include: a first supply node to receive a first supply voltage and a second supply node to receive a second supply voltage, a plurality of input nodes to receive a plurality of input voltages, one or more output nodes, and a logic circuit connected to the first supply node, the second supply node, the plurality of input nodes, and the one or more output nodes, wherein the logic circuit includes one or more logic gates and is configured to connect via the one or more logic gates either the first supply node or the second supply node to the one or more output nodes in response to the plurality of input voltages.Type: GrantFiled: April 29, 2020Date of Patent: February 28, 2023Assignee: FERROELECTRIC MEMORY GMBHInventors: Marko Noack, Rolf Jähne
-
Patent number: 11594542Abstract: According to various aspects, a method of forming one or more remanent-polarizable capacitive structures, the method including forming one or more capacitive structures, each of the one or more capacitive structures includes: one or more electrodes, one or more precursor structures disposed adjacent to the one or more electrodes, wherein each of the one or more precursor structures has a first dimension in a range from about 1 nm to 100 nm and a second dimension in a range from about 1 nm to about 30 nm; and, subsequently, forming one or more remanent-polarizable structures comprising a crystalline remanent-polarizable material based on a crystallization of a precursor material of the one or more precursor structures.Type: GrantFiled: October 16, 2020Date of Patent: February 28, 2023Assignee: FERROELECTRIC MEMORY GMBHInventor: Patrick Polakowski
-
Patent number: 11586885Abstract: Various embodiments of the present disclosure are directed towards a memory device including a first memory element and a second memory element. The memory device includes a substrate and a bottom electrode disposed over the substrate. The first memory element is disposed between the bottom electrode and a top electrode, such that the first memory element has a first area. A second memory element is disposed between the bottom electrode and the top electrode. The second memory element is laterally separated from the first memory element by a non-zero distance. The second memory element has a second area different than the first area.Type: GrantFiled: April 1, 2019Date of Patent: February 21, 2023Assignee: Taiwan Semiconductor Manufacturing Company, Ltd.Inventors: Marcus Johannes Henricus van Dal, Gerben Doornbos, Mauricio Manfrini
-
Patent number: 11587603Abstract: A memory device including a reference voltage (VREF) generator and method for operating the same to improve memory sensing margin, and extend operational temperature range and life of the device are disclosed. Generally, the device further includes an array of non-volatile memory cells divided into a plurality of blocks, a sensing circuit coupled to the array to receive and compare memory signals therefrom to the VREF to read data from the cells. The Local reference voltage generator is configured to provide one of a number of reference voltages to the sensing circuit based on which of the blocks is being read. The array can be divided based on row and column addresses of cells in the blocks. Where the cells include 1T1C ferroelectric random access memory (F-RAM) cells, and the reference voltages are selected based on a lowest P-term or highest U-term of the cells in the block being read.Type: GrantFiled: December 15, 2020Date of Patent: February 21, 2023Assignee: INFINEON TECHNOLOGIES LLCInventors: Edwin Kim, Alan DeVilbiss, Kapil Jain, Patrick O'Connell, Franklin Brodsky, Shan Sun, Fan Chu
-
Patent number: 11579770Abstract: A Memory Device (MD) for storing temporary data designated for volatile storage by a processor and persistent data designated for non-volatile storage by the processor. An address is associated with a first location in a volatile memory array and with a second location in a Non-Volatile Memory (NVM) array of the MD. Data is written in the first location, and flushed from the first location to the second location. A refresh rate for the first location is reduced after flushing the data from the first location until after data is written again to the first location. In another aspect, a processor designates a memory page in a virtual memory space as volatile or non-volatile based on data allocated to the memory page, and defines the volatility mode for the MD based on whether the memory page is designated as volatile or non-volatile.Type: GrantFiled: March 15, 2018Date of Patent: February 14, 2023Assignee: Western Digital Technologies, Inc.Inventors: Viacheslav Dubeyko, Luis Cargnini
-
Patent number: 11562782Abstract: Methods for sensing ferroelectric memory devices and apparatuses using the same have been disclosed. One such apparatus includes a ferroelectric memory cell coupled to a data line, a reference capacitance, and a common node coupled between the data line and the reference capacitance. A current mirror circuit is coupled to the data line and the reference capacitance. During a sense operation, the common node is configured to be at a fixed voltage and the current mirror circuit is configured to mirror displacement current from the reference capacitance to the ferroelectric memory cell.Type: GrantFiled: July 30, 2020Date of Patent: January 24, 2023Assignee: Micron Technology, Inc.Inventor: Adam D. Johnson
-
Patent number: 11557330Abstract: Methods, systems, and devices for deck-level shunting in a memory device are described. A memory device may include memory arrays arranged in a stack of decks over a substrate, and a combination of deck selection circuitry and shunting circuitry may be distributed among the decks to leverage common substrate-based circuitry, such as logic or addressing circuitry. For example, each memory array of a stack may include a set of digit lines and deck selection circuitry, such as deck selection transistors or other switching circuitry, operable to couple the set of digit lines with a column decoder that may be shared among multiple decks. Each memory array of a stack also may include shunting circuitry, such as shunting transistors or other switching circuitry operable to couple the set of digit lines with a plate node, thereby equalizing a voltage across the memory cells of the respective memory array.Type: GrantFiled: August 31, 2021Date of Patent: January 17, 2023Assignee: Micron Technology, Inc.Inventor: Daniele Vimercati
-
Patent number: 11557371Abstract: Methods, systems, and devices for imprint recovery for memory cells are described. In some cases, memory cells may become imprinted, which may refer to conditions where a cell becomes predisposed toward storing one logic state over another, resistant to being written to a different logic state, or both. Imprinted memory cells may be recovered using a recovery or repair process that may be initiated according to various conditions, detections, or inferences. In some examples, a system may be configured to perform imprint recovery operations that are scaled or selected according to a characterized severity of imprint, an operational mode, environmental conditions, and other factors. Imprint management techniques may increase the robustness, accuracy, or efficiency with which a memory system, or components thereof, can operate in the presence of conditions associated with memory cell imprinting.Type: GrantFiled: April 27, 2021Date of Patent: January 17, 2023Assignee: Micron Technology, Inc.Inventors: Jonathan D. Harms, Jonathan J. Strand, Sukneet Singh Basuta, Shashank Bangalore Lakshman
-
Patent number: 11545204Abstract: A high-density low voltage ferroelectric (or paraelectric) memory bit-cell that includes a planar ferroelectric or paraelectric capacitor. The memory bit-cell comprises 1T1C configuration, where a plate-line is parallel to a word-line, or the plate-line is parallel to a bit-line. The memory bit-cell can be 1TnC, where ‘n’ is a number. In a 1TnC bit-cell, the capacitors are vertically stacked allowing for multiple values to be stored in a single bit-cell. The memory bit-cell can be multi-element FE gain bit-cell. In a multi-element FE gain bit-cell, data sensing is done with signal amplified by a gain transistor in the bit-cell. As such, higher storage density is realized using multi-element FE gain bit-cells. In some examples, the 1T1C, 1TnC, and multi-element FE gain bit-cells are multi-level bit-cells. To realize multi-level bit-cells, the capacitor is placed in a partially switched polarization state by applying different voltage levels or different time pulse widths at the same voltage level.Type: GrantFiled: July 2, 2021Date of Patent: January 3, 2023Assignee: Kepler Computing Inc.Inventors: Rajeev Kumar Dokania, Noriyuki Sato, Tanay Gosavi, Pratyush Pandey, Debo Olaosebikan, Amrita Mathuriya, Sasikanth Manipatruni
-
Patent number: 11532345Abstract: Methods, systems, and apparatuses for self-referencing sensing schemes are described. A cell having two transistors, or other switching components, and one capacitor, such as a ferroelectric capacitor, may be sensed using a reference value that is specific to the cell. The cell may be read and sampled via one access line, and the cell may be used to generate a reference voltage and sampled via another access line. For instance, a first access line of a cell may be connected to one read voltage while a second access line of the cell is isolated from a voltage source; then the second access line may be connected to another read voltage while the first access line is isolate from a voltage source. The resulting voltages on the respective access lines may be compared to each other and a logic value of the cell determined from the comparison.Type: GrantFiled: November 13, 2020Date of Patent: December 20, 2022Assignee: Micron Technology, Inc.Inventor: Riccardo Muzzetto
-
Patent number: 11532355Abstract: An N-bit non-volatile multi-level memory cell (MLC) can include a lower electrode and an upper electrode spaced above the lower electrode. N ferroelectric material layers can be vertically spaced apart from one another between the lower electrode and the upper electrode, wherein N is at least 2 and at least one dielectric material layer having a thickness of less than 20 nm can be located between the N ferroelectric material layers.Type: GrantFiled: September 25, 2020Date of Patent: December 20, 2022Assignees: THE REGENTS OF THE UNIVERSITY OF CALIFORNIA, UNIVERSITY OF NOTRE DAME DU LACInventors: Kai Ni, Suman Datta, Andrew Kummel
-
Patent number: 11532344Abstract: A memory is provided which comprises a capacitor including non-linear polar material. The capacitor may have a first terminal coupled to a node (e.g., a storage node) and a second terminal coupled to a plate-line. The capacitors can be a planar capacitor or non-planar capacitor (also known as pillar capacitor). The memory includes a transistor coupled to the node and a bit-line, wherein the transistor is controllable by a word-line, wherein the plate-line is parallel to the bit-line. The memory includes a refresh circuitry to refresh charge on the capacitor periodically or at a predetermined time. The refresh circuit can utilize one or more of the endurance mechanisms. When the plate-line is parallel to the bit-line, a specific read and write scheme may be used to reduce the disturb voltage for unselected bit-cells. A different scheme is used when the plate-line is parallel to the word-line.Type: GrantFiled: November 18, 2021Date of Patent: December 20, 2022Assignee: Kepler Computing Inc.Inventors: Rajeev Kumar Dokania, Amrita Mathuriya, Sasikanth Manipatruni
-
Patent number: 11521666Abstract: A high-density low voltage ferroelectric (or paraelectric) memory bit-cell that includes a planar ferroelectric or paraelectric capacitor. The memory bit-cell comprises 1T1C configuration, where a plate-line is parallel to a word-line, or the plate-line is parallel to a bit-line. The memory bit-cell can be 1TnC, where ‘n’ is a number. In a 1TnC bit-cell, the capacitors are vertically stacked allowing for multiple values to be stored in a single bit-cell. The memory bit-cell can be multi-element FE gain bit-cell. In a multi-element FE gain bit-cell, data sensing is done with signal amplified by a gain transistor in the bit-cell. As such, higher storage density is realized using multi-element FE gain bit-cells. In some examples, the 1T1C, 1TnC, and multi-element FE gain bit-cells are multi-level bit-cells. To realize multi-level bit-cells, the capacitor is placed in a partially switched polarization state by applying different voltage levels or different time pulse widths at the same voltage level.Type: GrantFiled: June 11, 2021Date of Patent: December 6, 2022Assignee: Kepler Computing Inc.Inventors: Rajeev Kumar Dokania, Noriyuki Sato, Tanay Gosavi, Pratyush Pandey, Debo Olaosebikan, Amrita Mathuriya, Sasikanth Manipatruni
-
Patent number: 11515333Abstract: Disclosed are: a three-dimensional flash memory in which the degree of integration in a horizontal direction is improved so as to promote integration; and a manufacturing method therefor. A three-dimensional flash memory according to one embodiment comprises: at least one channel layer extending in one direction; at least one ferroelectric film used as a data storage place while being extended in the one direction so as to encompass the at least one channel layer; and a plurality of electrode layers stacked so as to be vertically connected to the at least one ferroelectric film.Type: GrantFiled: December 26, 2019Date of Patent: November 29, 2022Assignee: IUCF-HYU (INDUSTRY-UNIVERSITY COOPERATION FOUNDATION HANYANG UNIVERSITY)Inventors: Yun Heub Song, Chang Wan Choi, Jae Kyeong Jeong
-
Patent number: 11501816Abstract: Methods, systems, and devices for low voltage ferroelectric memory cell sensing are described. As part of an access operation for a memory cell, gates of two cascodes may be biased to compensate for associated threshold voltages. An extracted signal corresponding to a charge stored in the memory cell may be transferred through a first cascode to charge a first capacitor. Similarly, a reference signal developed at a dummy digit line may be transferred through a second cascode to charge a second capacitor. By comparing the reference signal developed at the dummy digit line to the extracted signal from the memory cell, the effect of variations in memory cell performance on the sense window may be reduced. Additionally, based on biasing the gates of the cascodes, the difference between the signals compared at the sense component may be low compared to other sensing schemes.Type: GrantFiled: April 21, 2021Date of Patent: November 15, 2022Assignee: Micron Technology, Inc.Inventor: Daniele Vimercati
-
Patent number: 11482609Abstract: Semiconductor devices and methods of forming the same are provided. A semiconductor device according to the present disclosure includes a ferroelectric structure including a channel region and a source/drain region, a gate dielectric layer disposed over the channel region of the ferroelectric structure, a gate electrode disposed on the gate dielectric layer, and a source/drain contact disposed on the source/drain region of the ferroelectric structure. The ferroelectric structure includes gallium nitride, indium nitride, or indium gallium nitride. The ferroelectric structure is doped with a dopant.Type: GrantFiled: May 29, 2020Date of Patent: October 25, 2022Assignee: TAIWAN SEMICONDUCTOR MANUFACTURING CO., LTD.Inventors: Gerben Doornbos, Marcus Johannes Henricus van Dal, Georgios Vellianitis
-
Patent number: 11475934Abstract: Methods, systems, and devices for operating a ferroelectric memory cell or cells are described. A memory device may maintain a digit line voltage at a ground reference for a duration associated with biasing a ferroelectric capacitor of a memory cell. For example, a digit line that is in electronic communication with a ferroelectric capacitor may be virtually grounded while a voltage is applied to a plate of the ferroelectric capacitor, and the ferroelectric capacitor may be isolated from the virtual ground after a threshold associated with applying the voltage to the plate is reached. A switching component (e.g., a transistor) that is in electronic communication with the digit line and virtual ground may be activated to virtually ground the digit line and deactivated to isolate the digit line from virtual ground.Type: GrantFiled: November 22, 2019Date of Patent: October 18, 2022Assignee: Micron Technology, Inc.Inventors: Christopher John Kawamura, Scott James Derner
-
Patent number: 11476353Abstract: The invention relates to heterostructures including a layer of a two-dimensional material placed on a multiferroic layer. An ordered array of differing polarization domains in the multiferroic layer produces corresponding domains having differing properties in the two-dimensional material. When the multiferroic layer is ferroelectric, the ferroelectric polarization domains in the layer produce local electric fields that penetrate the two-dimensional material. The local electric fields modulate the charge carriers and carrier density on a nanometer length scale, resulting in the formation of lateral p-n or p-i-n junctions, and variations thereof appropriate for device functions. Methods for producing the heterostructures are provided. Devices incorporating the heterostructures are also provided.Type: GrantFiled: November 21, 2017Date of Patent: October 18, 2022Assignee: The Government of the United States of America, as represented by the Secretary of the NavyInventors: Berend T. Jonker, Connie H. Li, Kathleen M. McCreary, Olaf M. J. van 't Erve
-
Patent number: 11462277Abstract: Embodiments are provided that include a memory device having a memory array including a plurality of access lines and data lines. The memory device further includes a circuit coupled to the plurality of access lines and configured to provide consecutive pulses to a selected one of the plurality of access lines. Each pulse of the consecutive pulses includes a first voltage and a second voltage. The first voltage is greater in magnitude than the second voltage, and the first voltage is applied for a shorter duration than the second voltage.Type: GrantFiled: April 30, 2021Date of Patent: October 4, 2022Assignee: Micron Technology, Inc.Inventor: Toru Tanzawa
-
Patent number: 11455371Abstract: A computation circuit includes a computing cell array configured to provide a plurality of physical values respectively corresponding to a plurality of elements of a matrix; a vector input circuit configured to provide a plurality of input voltages corresponding to an input vector to the computing cell array; and a vector output circuit configured to output a plurality of output voltages each corresponding to a dot product between the input vector and a column vector of the matrix according to the plurality of input voltages and the plurality of effective capacitances.Type: GrantFiled: March 18, 2020Date of Patent: September 27, 2022Assignees: SK hynix Inc.Inventor: Donguk Lee
-
Patent number: 11450675Abstract: Described herein are one access transistor and one ferroelectric capacitor (1T-1FE-CAP) memory cells in diagonal arrangements, as well as corresponding methods and devices. When access transistors of memory cells are implemented as FinFETs, then, in a first diagonal arrangement, memory cells are arranged so that the BLs for the cells are diagonal with respect to the fins of the access transistors of the cells, while the WLs for the cells are perpendicular to the fins. In a second diagonal arrangement, memory cells are arranged so that the fins of the access transistors of the cells are diagonal with respect to the WLs for the cells, while the BLs for the cells are perpendicular to the WLs. Such diagonal arrangements may advantageously allow achieving high layout densities of 1T-1FE-CAP memory cells and may benefit from the re-use of front-end transistor process technology with relatively minor adaptations.Type: GrantFiled: September 14, 2018Date of Patent: September 20, 2022Assignee: Intel CorporationInventors: Daniel H. Morris, Uygar E. Avci, Ian A. Young
-
Patent number: 11450377Abstract: Apparatuses and methods including memory cells, digit lines, and sense amplifiers are described. An example apparatus includes a pair of digit lines including first and second digit lines, a sense amplifier coupled to the pair of digit lines and configured to amplify a voltage difference between the first and second digit lines when activated, and a plurality of memory cells. A memory cell of the plurality of memory cells includes a first node coupled to the first digit line and includes a second node coupled to the second digit line. The memory cell of the plurality of memory cells is configured to store a respective voltage and/or charge at a respective cell node and couple the respective voltage and/or charge to the first node when activated.Type: GrantFiled: July 29, 2020Date of Patent: September 20, 2022Assignee: Micron Technology, Inc.Inventor: Tae H. Kim
-
Patent number: 11429309Abstract: A processing device, operatively coupled with a memory device, is configured to identify a temperature related to a memory device of a plurality of memory devices; to determine, whether the temperature satisfies a threshold temperature condition; responsive to detecting that the temperature related to the memory device satisfies the threshold temperature condition, to identify an entry associated with the memory device from a plurality of entries in a data structure, wherein each entry of the plurality of entries corresponds to one of the plurality of memory devices; to determine a parameter value associated with the memory device from the entry, wherein the parameter value is for a programming operation to store data at the memory device; to adjust the parameter value associated with the memory device to generate an adjusted parameter value; and to store the adjusted parameter value in the entry of the data structure.Type: GrantFiled: July 15, 2020Date of Patent: August 30, 2022Assignee: Micron Technology, Inc.Inventors: Mustafa N Kaynak, Sampath K Ratnam, Zixiang Loh, Nagendra Prasad Ganesh Rao, Larry K Koudele, Vamsi Pavan Rayaprolu, Patrick R Khayat, Shane Nowell
-
Patent number: 11417837Abstract: A memory device that includes a first magnetic insulating tunnel barrier reference layer present on a first non-magnetic metal electrode, and a free magnetic metal layer present on the first magnetic insulating tunnel barrier reference layer. A second magnetic insulating tunnel barrier reference layer may be present on the free magnetic metal layer, and a second non-magnetic metal electrode may be present on the second magnetic insulating tunnel barrier. The first and second magnetic insulating tunnel barrier reference layers are arranged so that their magnetizations are aligned to be anti-parallel.Type: GrantFiled: October 20, 2016Date of Patent: August 16, 2022Assignee: INTERNATIONAL BUSINESS MACHINES CORPORATIONInventor: Daniel C. Worledge
-
Patent number: 11417380Abstract: Methods, systems, and devices for dual mode ferroelectric memory cell operation are described. A memory array or portions of the array may be variously operated in volatile and non-volatile modes. For example, a memory cell may operate in a non-volatile mode and then operate in a volatile mode following a command initiated by a controller while the cell is operating in the non-volatile mode. The memory cell may operate in the volatile mode and then operate in the non-volatile mode following a subsequent command. In some examples, one memory cell of the memory array may operate in the non-volatile mode while another memory cell of the memory array operates in the volatile mode.Type: GrantFiled: October 16, 2020Date of Patent: August 16, 2022Assignee: Micron Technology, Inc.Inventor: Daniele Vimercati
-
Patent number: 11404111Abstract: Techniques are provided for sensing a signal associated with a memory cell capable of storing three or more logic states. To sense the memory cell (e.g., a signal associated with the memory cell), a charge may be transferred between a digit line and a node coupled with a plurality of sense components using a charge transfer device. Once the charge is transferred, at least some if not each of the plurality of sense components may sense the charge using one of a variety of sensing schemes. For example, the charge may be sensed by each sense component at a same time using a single fixed reference value, or at different times using different fixed reference values. Based on the charge being transferred or transferred with the node (e.g., using the charge transfer device) and each sense component sensing the charge, a logic state associated with the memory cell may be determined.Type: GrantFiled: January 21, 2021Date of Patent: August 2, 2022Assignee: Micron Technology, Inc.Inventors: George B. Raad, John F. Schreck
-
Patent number: 11404099Abstract: Systems and methods disclosed herein are related to a memory system. In one aspect, the memory system includes a first set of memory cells including a first string of memory cells and a second string of memory cells; and a first switch including: a first electrode connected to first electrodes of the first string of memory cells and first electrodes of the second string of memory cells, and a second electrode connected to a first global bit line, wherein gate electrodes of the first string of memory cells are connected to a first word line and gate electrodes of the second string of memory cells are connected to a second word line.Type: GrantFiled: April 27, 2021Date of Patent: August 2, 2022Assignee: Taiwan Semiconductor Manufacturing Company Ltd.Inventors: Sheng-Chen Wang, Meng-Han Lin, Chia-En Huang, Yi-Ching Liu
-
Patent number: 11393509Abstract: A circuit includes a first inverter, a second inverter, a first header circuit and a second header circuit. The first inverter is configured to convert a first global write signal into a first local write signal transmitted to a complement bit line. The second inverter is configured to convert a second global write signal into a second local write signal transmitted to a bit line. The first header circuit connects or disconnects a power terminal of the first inverter with a positive reference voltage supply in response to a write enable signal and the second global write signal. The second header circuit connects or disconnects a power terminal of the second inverter with the positive reference voltage supply in response to a write enable signal and the first global write signal.Type: GrantFiled: February 23, 2021Date of Patent: July 19, 2022Assignees: TAIWAN SEMICONDUCTOR MANUFACTURING COMPANY, LTD., TSMC NANJING COMPANY LIMITED, TSMC CHINA COMPANY LIMITEDInventors: He-Zhou Wan, Xiu-Li Yang, Pei-Le Li, Ching-Wei Wu
-
Patent number: 11394200Abstract: Various embodiments include a device for coupling two DC grids comprising source-side and load-side capacitances comprising: a switching device for current regulation, the switching device including two series-connected switching modules; wherein each of the switching modules includes at least one controllable semiconductor switching element connected in parallel to a respective series circuit comprising a resistor and a capacitor; and a control unit.Type: GrantFiled: September 16, 2019Date of Patent: July 19, 2022Assignee: SIEMENS AKTIENGESELLSCHAFTInventor: Jürgen Rupp
-
Patent number: 11380381Abstract: A memory device may include a digit line, a ferroelectric memory cell coupled with the digit line, a first capacitor including a first node and a second node, the first node coupled with the digit line using a first path and the second node coupled with the digit line using a second path different from the first path, and a switching component positioned in the second path and coupled with the second node of the first capacitor and the digit line, the switching component configured to selectively couple the second node of the first capacitor with the digit line. In some cases, the memory device may further include a second capacitor coupled with the digit line and the second node of the first capacitor.Type: GrantFiled: December 1, 2020Date of Patent: July 5, 2022Assignee: Micron Technology, Inc.Inventors: Yasuko Hattori, Mahdi Jamali
-
Patent number: 11380839Abstract: A magnetic memory (MRAM) cell, comprising: a first layer formed from a substantially electrically conductive material; and a magnetic tunnel junction (MTJ) stack formed over the first layer, wherein the MTJ stack comprises: a ferromagnetic reference layer having an in-plane reference magnetization; a tunnel barrier layer; and a ferromagnetic storage layer between the tunnel barrier layer and the first layer, the storage layer having an in-plane storage magnetization; wherein the MTJ stack comprises an arrangement for providing an in-plane uniaxial anisotropy in the storage layer; wherein said in-plane uniaxial anisotropy makes an angle with the direction of the write current that is between 5° and 90°, and wherein said in-plane uniaxial anisotropy has an energy between 40 and 200 kBT and wherein coercivity is larger than 200 Oe.Type: GrantFiled: May 2, 2020Date of Patent: July 5, 2022Assignees: Antaios, Centre National De La Recherche ScientifiqueInventors: Witold Kula, Marc Drouard, Gilles Gaudin, Jean-Pierre Nozieres
-
Patent number: 11367730Abstract: An example of an apparatus includes a plurality of memory cells. At least a portion of the memory cells have a bottom electrode with each bottom electrode being at least partially electrically isolated from remaining ones of the bottom electrodes. At least one resistive interconnect electrically couples two or more of the bottom electrodes. The resistive interconnect is arranged to discharge at least a portion of excess charge from the two or more bottom electrodes. Additional apparatuses and methods of forming the apparatuses are disclosed.Type: GrantFiled: August 31, 2020Date of Patent: June 21, 2022Assignee: Micron Technology, Inc.Inventor: Durai Vishak Nirmal Ramaswamy
-
Patent number: 11355174Abstract: Self-referencing memory device, techniques, and methods are described herein. A self-referencing memory device may include a ferroelectric memory cell. The self-referencing memory device may be configured to determine a logic state stored in a memory cell based on a state signal generated using the ferroelectric memory cell and a reference signal generated using the ferroelectric memory cell. The biasing of the plate line of the ferroelectric memory cell may be used to generate the voltage need to generate the state signal during a first time period of an access operation and to generate the reference signal during a second time period of the access operation. Procedures and operations related to a self-referencing memory device are described.Type: GrantFiled: July 10, 2019Date of Patent: June 7, 2022Assignee: Micron Technology, Inc.Inventor: Riccardo Muzzetto
-
Patent number: 11348635Abstract: Methods, systems, and devices for biasing a memory cell during a read operation are described. For example, a memory device may bias a memory cell to a first voltage (e.g., a read voltage) during an activation phase of a read operation. After biasing the memory cell to the first voltage, the memory device may bias the memory cell to a second voltage greater than the first voltage (e.g., a write voltage) during the activation phase of the read operation. After biasing the memory cell to the second voltage, the memory device may initiate a refresh phase of the read operation. Based on a value stored by the memory cell prior to biasing the memory cell to the first voltage, the memory device may initiate a precharge phase of the read operation.Type: GrantFiled: March 30, 2020Date of Patent: May 31, 2022Assignee: Micron Technology, Inc.Inventors: Andrea Locatelli, Giorgio Servalli, Angelo Visconti
-
Patent number: 11348630Abstract: Methods, systems, and apparatuses for self-referencing memory cells are described. A reference value for a cell may be created through multiple sense operations on the cell. The cell may be sensed several times and an average of at least two sensing operations may be used as a reference for another sense operation. For example, the cell may be sensed and the resulting charge stored at a capacitor. The cell may be biased to one state, sensed a second time, and the resulting charge stored at another capacitor. The cell may be biased to another state, sensed a third time, and the resulting charge stored to another capacitor. The values from the second and third sensing operations may be averaged and used as a reference value in a comparison with value of the first sensing operation to determine a logic state of the cell.Type: GrantFiled: June 15, 2021Date of Patent: May 31, 2022Assignee: Micron Technology, Inc.Inventor: Daniele Vimercati
-
Patent number: 11334688Abstract: This disclosure relates to radio frequency identification (RFID)-based communications technologies. In one aspect, a radio-frequency-based communications apparatus includes an antenna, a near field communication (NFC) radio frequency module and an electronic product code (EPC) radio frequency module separately connected to the antenna, an NFC processing module connected to the NFC radio frequency module, and an EPC processing module connected to the EPC radio frequency module. The NFC radio frequency module and the NFC processing module are configured to process signals transmitted according to one or more predetermined NFC protocols. The EPC radio frequency module and the EPC processing module are configured to process signals transmitted according to one or more predetermined EPC protocols.Type: GrantFiled: April 16, 2021Date of Patent: May 17, 2022Assignee: Advanced New Technologies Co., Ltd.Inventor: Hong Zhang
-
Patent number: 11335391Abstract: A memory cell arrangement is provided that may include: one or more memory cells, each memory cell of the one or more memory cells including: a field-effect transistor structure; a plurality of first control nodes; a plurality of first capacitor structures, a second control node; and a second capacitor structure including a first electrode connected to the second control node and a second electrode connected to a gate region of the field-effect transistor. Each of the plurality of first capacitor structures includes a first electrode connected to a corresponding first control node of the plurality of first control nodes, a second electrode connected to the gate region of the field-effect transistor structure, and a spontaneous-polarizable region disposed between the first electrode and the second electrode of the first capacitor structure.Type: GrantFiled: October 30, 2020Date of Patent: May 17, 2022Assignee: FERROELECTRIC MEMORY GMBHInventor: Johannes Ocker
-
Patent number: 11333824Abstract: Laterally emitting optical waveguides and method introduce micromodifications into an optical waveguide and provide optical waveguides. The waveguides and methods comprise an optical wave-guiding core, a region in the optical waveguide, wherein the micro-modifications are arranged in the region of the optical waveguide, wherein the arrangement of the micro-modifications is ordered.Type: GrantFiled: March 30, 2020Date of Patent: May 17, 2022Assignee: CLINICAL LASERTHERMIA SYSTEMS GMBHInventors: Manuela Schwagmeier, Verena Knappe, David Ashkenasi, Hans-Joachim Cappius