Simultaneous Operations (e.g., Read/write) Patents (Class 365/189.04)
-
Patent number: 9858976Abstract: According to one embodiment, a nonvolatile RAM includes a memory cell array, a first circuit being allowed to access the memory cell array in a write operation using a first pulse, and a second circuit being allowed to access the memory cell array in a read operation using a second pulse, the second circuit being allowed to operate in parallel with an operation of the first circuit. A width of the first pulse is longer than a width of the second pulse.Type: GrantFiled: September 15, 2016Date of Patent: January 2, 2018Assignee: KABUSHIKI KAISHA TOSHIBAInventors: Kazutaka Ikegami, Hiroki Noguchi
-
Patent number: 9852803Abstract: A memory system includes blocks (or other groupings) of memory cells including data memory cells and dummy memory cells. In order to mitigate program disturb or other issues, the memory system applies a gate voltage based on temperature to all or a subset of the dummy memory cells as part of a memory operation.Type: GrantFiled: May 11, 2016Date of Patent: December 26, 2017Assignee: SanDisk Technologies LLCInventors: Vinh Quang Diep, Liang Pang, Ching-Huang Lu, Yingda Dong
-
Patent number: 9805769Abstract: A semiconductor device includes a first die connected to a first channel, the first die comprising a first memory chip; and a second die connected to a second channel, the second die comprising a second memory chip, the first and second channels being independent of each other and a storage capacity and a physical size of the second die being the same as those of the first die. The first and second dies are disposed in one package, and the package includes an interconnection circuit disposed between the first die and the second die to transfer signals between the first memory chip and the second memory chip.Type: GrantFiled: April 28, 2015Date of Patent: October 31, 2017Assignee: SAMSUNG ELECTRONICS CO., LTD.Inventors: Jaehyung Lee, JungSik Kim, Youngdae Lee, Duyeul Kim, Sungmin Yim, Kwangil Park, Chulsung Park
-
Patent number: 9785361Abstract: Systems and methods are disclosed for processing data access requests received from a direct access storage (DAS) interface and/or a network access storage (NAS) interface. The data access requests may be received from the DAS interface and the NAS interface substantially simultaneously. The data access requests may be scheduled based on priorities for the data access requests.Type: GrantFiled: March 24, 2015Date of Patent: October 10, 2017Assignee: Western Digital Technologies, Inc.Inventor: John E. Maroney
-
Patent number: 9779798Abstract: Systems, methods, and computer programs for providing row tamper protection in a multi-bank memory cell array. One method comprises monitoring row activation activity for each of a plurality of banks in a multi-bank memory cell array. In response to monitoring the row activation activity, a row activation counter table is stored in a memory. The row activation counter table comprises a plurality of row address entries, each row address entry having a corresponding row activation counter. In response to detecting one of the plurality of row activation counters has exceeded a threshold indicating suspicious row tampering, the corresponding row address entry associated with the row activation counter exceeding the threshold is determined. A refresh operation is performed on one or more rows adjacent to the row address having the row activation counter exceeding the threshold.Type: GrantFiled: January 6, 2017Date of Patent: October 3, 2017Assignee: QUALCOMM IncorporatedInventors: Yanru Li, Dexter Chun, Jungwon Suh, Alexander Gantman
-
Patent number: 9754668Abstract: In view of the neural network information parallel processing, a digital perceptron device analogous to the build-in neural network hardware systems for parallel processing digital signals directly by the processor's memory content and memory perception in one feed-forward step is disclosed. The digital perceptron device of the invention applies the configurable content and perceptive non-volatile memory arrays as the memory processor hardware. The input digital signals are then broadcasted into the non-volatile content memory array for a match to output the digital signals from the perceptive non-volatile memory array as the content-perceptive digital perceptron device.Type: GrantFiled: March 3, 2016Date of Patent: September 5, 2017Assignee: FLASHSILICON INCORPORATIONInventor: Lee Wang
-
Patent number: 9747970Abstract: A refresh circuit is configured to perform a first refresh operation for a plurality of memory banks. The first refresh operation may be performed within a first time period determined according to a first parameter. The refresh circuit may be configured to perform a second refresh operation for a partial number of memory banks among the plurality of memory banks. The second refresh operation may be performed for the partial number of memory banks that have completed the first refresh operation. The second refresh operation may be performed within the first time period.Type: GrantFiled: November 12, 2014Date of Patent: August 29, 2017Assignee: SK hynix Inc.Inventor: Hong Jung Kim
-
Patent number: 9741441Abstract: A nonvolatile memory system includes a nonvolatile memory device including a plurality of memory cells, and a memory controller. The memory controller is configured to count a clock to generate a current time, program dummy data at predetermined memory cells among the plurality of memory cells at a power-off state, detect a charge loss of the predetermined memory cells when a power-on state occurs after the power-off state, and restore the current time based on the detected charge loss.Type: GrantFiled: August 10, 2016Date of Patent: August 22, 2017Assignee: Samsung Electronics Co., Ltd.Inventors: Kyungryun Kim, Sangyong Yoon, Kiwhan Song
-
Patent number: 9741425Abstract: A memory device includes a first memory bank comprising first and second memory blocks; a second memory bank comprising third and fourth memory blocks; and a bank selection unit suitable for selecting a memory bank corresponding to a bank address among the first and the second memory banks when an active command is applied, wherein the selected memory bank performs row access on a word line of an unselected memory block, while activating a word line of a memory block that is selected by a block address among memory blocks of the selected memory bank.Type: GrantFiled: April 24, 2015Date of Patent: August 22, 2017Assignee: SK Hynix Inc.Inventors: Sun-Hye Shin, Nak-Kyu Park
-
Patent number: 9727680Abstract: A memory cell arrangement of SRAM cell groups may be provided in which in each of the groups multiple SRAM cells are connected to an input of a local read amplifier by at least one common local bit-line. Outputs of the amplifiers are connected to a shared global bit-line. The global bit-line is connected to a pre-charge circuit, and the pre-charge circuit is adapted for pre-charging the global bit-line with a programmable pre-charge voltage before reading data. The pre-charge circuit comprises a limiter circuit which comprises a pre-charge regulator circuit connected to the global bit-line to pre-charge the global bit-line with the programmable pre-charge voltage, and an evaluation and translation circuit connected to the pre-charge regulator circuit and the global bit-line to compensate leakage current of the global bit-line without changing its voltage level.Type: GrantFiled: May 16, 2016Date of Patent: August 8, 2017Assignee: International Business Machines CorporationInventors: Alexander Fritsch, Amira Rozenfeld, Rolf Sautter, Dieter Wendel
-
Patent number: 9721049Abstract: A memory cell arrangement of SRAM cell groups may be provided in which in each of the groups multiple SRAM cells are connected to an input of a local read amplifier by at least one common local bit-line. Outputs of the amplifiers are connected to a shared global bit-line. The global bit-line is connected to a pre-charge circuit, and the pre-charge circuit is adapted for pre-charging the global bit-line with a programmable pre-charge voltage before reading data. The pre-charge circuit comprises a limiter circuit which comprises a pre-charge regulator circuit connected to the global bit-line to pre-charge the global bit-line with the programmable pre-charge voltage, and an evaluation and translation circuit connected to the pre-charge regulator circuit and the global bit-line to compensate leakage current of the global bit-line without changing its voltage level.Type: GrantFiled: May 16, 2016Date of Patent: August 1, 2017Assignee: International Business Machines CorporationInventors: Alexander Fritsch, Amira Rozenfeld, Rolf Sautter, Dieter Wendel
-
Patent number: 9721050Abstract: A memory cell arrangement of SRAM cell groups may be provided in which in each of the groups multiple SRAM cells are connected to an input of a local read amplifier by at least one common local bit-line. Outputs of the amplifiers are connected to a shared global bit-line. The global bit-line is connected to a pre-charge circuit, and the pre-charge circuit is adapted for pre-charging the global bit-line with a programmable pre-charge voltage before reading data. The pre-charge circuit comprises a limiter circuit which comprises a pre-charge regulator circuit connected to the global bit-line to pre-charge the global bit-line with the programmable pre-charge voltage, and an evaluation and translation circuit connected to the pre-charge regulator circuit and the global bit-line to compensate leakage current of the global bit-line without changing its voltage level.Type: GrantFiled: May 16, 2016Date of Patent: August 1, 2017Assignee: International Business Machines CorporationInventors: Alexander Fritsch, Amira Rozenfeld, Rolf Sautter, Dieter Wendel
-
Patent number: 9721623Abstract: A memory apparatus may include first to third pads to provide first to third voltages, respectively, to internal circuits. The first pad may receive a first external voltage, and provide the first voltage. The second and third pads may receive a second external voltage. The second pad may provide the second voltage, and the third pad may provide the third voltage.Type: GrantFiled: November 24, 2015Date of Patent: August 1, 2017Assignee: SK hynix Inc.Inventor: Keun Soo Song
-
Patent number: 9704557Abstract: Memory devices may send information related to refresh rates to a memory controller. The memory controller may instruct the memory devices to refresh based on the received information.Type: GrantFiled: March 20, 2014Date of Patent: July 11, 2017Assignee: QUALCOMM IncorporatedInventors: Xiangyu Dong, Jung Pill Kim, Deepti Vijayalakshmi Sriramagiri, Jungwon Suh
-
Patent number: 9697876Abstract: Examples of the present disclosure provide apparatuses and methods for vertical bit vector shift in a memory. An example method comprises storing a vertical bit vector of data in a memory array, wherein the vertical bit vector is stored in memory cells coupled to a sense line and a plurality of access lines and the vertical bit vector is separated by at least one sense line from a neighboring vertical bit vector; and performing, using sensing circuitry, a vertical bit vector shift of a number of elements of the vertical bit vector.Type: GrantFiled: March 1, 2016Date of Patent: July 4, 2017Assignee: Micron Technology, Inc.Inventors: Sanjay Tiwari, Kyle B. Wheeler
-
Patent number: 9697890Abstract: An interface circuit is provided. A NMOS transistor is coupled between a first bit line and a ground. A logic gate is coupled between a gate of the NMOS transistor and a second bit line. A keeper controls a voltage level of the second bit line according to a reference voltage. A tracking circuit includes a plurality of reference bit cells and a pull-up device coupled to a reference bit line. Each reference bit cell is coupled to a read word line. When a bit cell coupled to the second bit line is accessed by a specific read word line, the reference bit cell coupled to the specific read word line drains a current from the pull-up device. The tracking circuit provides the reference voltage according to the current.Type: GrantFiled: June 1, 2016Date of Patent: July 4, 2017Assignee: TAIWAN SEMICONDUCTOR MANUFACTURING CO., LTD.Inventor: Bing Wang
-
Patent number: 9691502Abstract: A multi-port memory includes a memory cell, first and second word lines, first and second bit lines, first and second address terminals, and an address control circuit. The address control circuit controls the first and second word lines independently of each other on the basis of address signals that are respectively supplied to the first and second address terminals in a normal operation mode, and activates both of the first and second word lines that are coupled to the same memory cell on the basis of the address signal that is supplied to one of the first and second address terminals in a disturb test mode.Type: GrantFiled: September 30, 2016Date of Patent: June 27, 2017Assignee: Renesas Electronics CorporationInventors: Toshiaki Sano, Shunya Nagata, Shinji Tanaka
-
Patent number: 9690489Abstract: A method for improving access performance of a non-volatile storage device when programming data of a size smaller than a fixed minimum program number (FMPN) is disclosed. The method includes the steps of: predetermining a size of a blank data section for combining with a first data section and a second data section, the total size of the first data section, the second data section and the blank data section equals the FMPN; reading out data located at the second data section; updating a new data to the first data section; combining the new data with the data at the second data section; and incorporating the combined data with the blank data of the blank data section to become a final data, and programming the final data.Type: GrantFiled: March 8, 2014Date of Patent: June 27, 2017Assignee: Storart Technology Co. Ltd.Inventors: Chih-Nan Yen, Chien-Cheng Lin, Szu-I Yeh
-
Patent number: 9666306Abstract: Disclosed herein is a device includes first and second memory mats. The first memory mat includes first and defective memory cells and first local bit lines coupled to a first global bit line. Each of the first local bit lines is coupled to associated ones of the first memory cells, one of the first local bit lines is further coupled to the defective memory cell. The second memory mat includes second and redundant memory cells and second local bit lines coupled to a second global bit line. Each of the second local bit lines is coupled to associated ones of the second memory cells, one of the second local bit lines is further coupled to the redundant memory cell. The device further includes a control circuit accessing the redundant memory cell when the access address information coincides with the defective address information that designates the defective memory cell.Type: GrantFiled: January 11, 2016Date of Patent: May 30, 2017Assignee: Longitude Semiconductor S.a.r.l.Inventor: Noriaki Mochida
-
Patent number: 9640237Abstract: An integrated circuit (IC) device can include a plurality of banks, each including a plurality of memory cells, and separately accessible according to a received bank address value, each bank configured to enable accesses on different phases of an internal clock signal; and a plurality of channel groups, each channel group including a plurality of channels, each channel including its own data connections, address connections, and control input connections for accessing the banks, the channels of different groups accessing the memory banks on the different phases of the internal clock signal.Type: GrantFiled: September 25, 2015Date of Patent: May 2, 2017Assignee: Cypress Semiconductor CorporationInventors: Jun Li, Joseph Tzou
-
Patent number: 9620178Abstract: According to one embodiment, there is provided a memory system including a 1st memory group, a 2nd memory group, a power supply voltage adjustment circuit, a 1st line, a 1st switch, a 2nd line, a 3rd line, and a 4th line. The power supply voltage adjustment circuit includes a 1st terminal and a 2nd terminal. The 1st line electrically connects the 1st terminal to the 1st memory group. The 1st switch includes a 3rd terminal, a 4th terminal, and a 5th terminal. The 1st switch electrically connects the 3rd terminal to the 4th terminal when turned on. The 2nd line electrically connects the 1st terminal to the 3rd terminal. The 3rd line electrically connects the 4th terminal to the 2nd memory group. The 4th line electrically connects the 2nd terminal to the 5th terminal.Type: GrantFiled: February 23, 2016Date of Patent: April 11, 2017Assignee: Kabushiki Kaisha ToshibaInventors: Takahiro Masakawa, Fuminori Kimura, Ryosuke Tomioka
-
Patent number: 9613680Abstract: Semiconductor devices capable of a sensing margin of a semiconductor device are described. A semiconductor device may include a plurality of mats, a plurality of sensing circuits, a plurality of connecting circuits, and a plurality of mat dividing circuits. The mats are divided into upper regions and lower regions and activated by word lines. The sensing circuits are arranged in regions among the plurality of mats and are configured to sense/amplify data applied from the plurality of mats. The connecting circuits are configured to control connections between the mats and the sensing circuits in correspondence to a plurality of bit line selection signals. The mat dividing circuits are configured to selectively connect bit lines of the upper regions and the lower regions to each other in correspondence to a plurality of mat selection signals.Type: GrantFiled: November 10, 2015Date of Patent: April 4, 2017Assignee: SK HYNIX INC.Inventor: Jin Hee Cho
-
Patent number: 9607706Abstract: A semiconductor memory device includes a first memory bank and a second memory bank; an address counter unit including: a first address counter suitable for outputting a first counting address signal corresponding to the first memory bank; and a second address counter suitable for outputting a second counting address signal corresponding to the second memory bank; a first output control unit suitable for generating first column address signals in response to the first counting address signal during a data input operation, and generating the first column address signals in response to the second counting address signal during a data output operation; and a second output control unit generating second column address signals in response to the second counting address signal during the data input operation and the data output operation.Type: GrantFiled: April 26, 2016Date of Patent: March 28, 2017Assignee: SK Hynix Inc.Inventors: Kyeong Min Chae, Min Su Kim
-
Patent number: 9608940Abstract: Buffer designs and write/read configurations for a buffer in a network device are provided. According to one aspect, a first portion of the packet is written into a first cell of a plurality of cells of a buffer in the network device. Each of the cells has a size that is less than a minimum size of packets received by the network device. The first portion of the packet can be read from the first cell while concurrently writing a second portion of the packet to a second cell.Type: GrantFiled: March 16, 2015Date of Patent: March 28, 2017Assignee: Cisco Technology, Inc.Inventors: Kelvin Chan, Ganga S. Devadas, Chih-Tsung Huang, Wei-Jen Huang, Dennis K. D. Nguyen, Yue J. Yang
-
Patent number: 9576617Abstract: Integrated circuits with multiport memory elements may be provided. A multiport memory element may include a latching circuit, a first set of address transistors, and a second set of address transistors. The latching circuit may include cross-coupled inverters, each of which includes a pull-up transistor and a pull-down transistor. The first set of address transistors may couple the latching circuit to a write port, whereas the second set of address transistors may couple the latching circuit to a read port. The pull-down transistors and the second set of address transistors may have body bias terminals that are controlled by a control signal. During data loading operations, the control signal may be temporarily elevated to weaken the pull-down transistors and the second set of address transistors to improve the write margin of the multiport memory element.Type: GrantFiled: June 5, 2014Date of Patent: February 21, 2017Assignee: Altera CorporationInventors: Shih-Lin S. Lee, Peter J. McElheny, Preminder Singh, Shankar Sinha
-
Patent number: 9558840Abstract: A semiconductor device includes a memory circuit, a first FIFO, a second FIFO and an input/output circuit. The memory circuit outputs data. The first FIFO receives data from the memory circuit and outputs data synchronously with a first clock signal. The second FIFO receives data output from the first FIFO and outputs data synchronously with the first clock signal. The input/output circuit outputs data output from the second FIFO. The second FIFO is disposed closer to the input/output circuit than the first FIFO.Type: GrantFiled: September 3, 2015Date of Patent: January 31, 2017Assignee: KABUSHIKI KAISHA TOSHIBAInventors: Shinya Okuno, Shigeki Nagasaka, Toshiyuki Kouchi
-
Patent number: 9552849Abstract: In some examples, a memory device is configured to receive a precharge command and an activate command. The memory device performs a first series of events related to the precharge command in response to receiving the precharge command and a second series of events related to the activate command in response to receiving the activate command. The memory device delays the start of the second series of events until the first series of events completes.Type: GrantFiled: December 18, 2015Date of Patent: January 24, 2017Assignee: Everspin Technologies, Inc.Inventors: Thomas Andre, Syed M. Alam, Halbert S Lin
-
Patent number: 9529660Abstract: Described is an apparatus which comprises: a complementary resistive memory bit-cell; a first sense amplifier coupled to the complementary resistive memory bit-cell via access devices; a second sense amplifier coupled to the first sense amplifier and to the complementary resistive memory bit-cell via the access devices, wherein the second sense amplifier is operable to detect an error in the complementary resistive memory bit-cell.Type: GrantFiled: March 3, 2015Date of Patent: December 27, 2016Assignee: Intel CorporationInventors: Shigeki Tomishima, Charles Augustine, Wei Wu, Shih-Lien L. Lu
-
Patent number: 9501796Abstract: An item is determined to exist in a dataset by arranging the dataset into a plurality of subsets, each bounded by the minimum amount of memory that may be transferred between levels of memory in a memory configuration. The item and the subsets have attributes that allow for a determination of which subset the item would exist in if the item were in the dataset. A singular subset is transferred between levels of memory to determine whether the item exists in the transferred subset. If the item does not exist in the transferred subset, it is determined that the item does not exist in the dataset.Type: GrantFiled: September 18, 2013Date of Patent: November 22, 2016Assignee: Chicago Mercantile Exchange Inc.Inventors: Paul Meacham, Jacques Doornebos
-
Patent number: 9502384Abstract: A semiconductor device may include a first input/output (I/O) unit and a second I/O unit. The first I/O unit may include a first input path that receives a signal through a first pad and a first output path and a first I/O controller that output a signal to the first pad. The second I/O unit may include a second input path that receives a signal through a second pad and a second output path and a second I/O controller that output a signal to the second pad.Type: GrantFiled: January 13, 2015Date of Patent: November 22, 2016Assignee: SK HYNIX INC.Inventor: Young Jun Yoon
-
Patent number: 9496018Abstract: A memory includes non-volatile memory devices, each of which has multiple nonvolatile memory cells. A write controller streams bits to the memory devices in groups of N bits using a write data channel having write bus drivers, receivers and write bus topology that take advantage of high-speed signaling to optimize a speed of writing to the memory devices. Consecutive groups of bits are written to consecutive memory cells within respective memory devices. A self-referenced read controller reads bits from the memory devices using a read channel having read drivers, receivers, and read bus topology that include no design requirements for high-speed or low-latency data transmission.Type: GrantFiled: April 1, 2015Date of Patent: November 15, 2016Assignee: INTERNATIONAL BUSINESS MACHINES CORPORATIONInventors: John K. Debrosse, Blake G. Fitch, Michele M. Franceschini, Todd E. Takken, Daniel C. Worledge
-
Patent number: 9472267Abstract: A static random access memory includes a first inverter and a second inverter, a first n-type metal-oxide-semiconductor (NMOS) transistor, and a second NMOS transistor. An output terminal of the first inverter is connected to an input terminal of the second inverter, and an input terminal of the first inverter is connected to an output terminal of the second inverter. The first NMOS transistor is configured to control a write signal, and the second NMOS transistor is configured to control a read signal. The first NMOS transistor is connected to the input terminal of the first inverter, the output terminal of the second inverter, a write word line, and a write bit line. The second NMOS transistor is connected to the output terminal of the first inverter, the input terminal of the second inverter, a read word line, and an internal line.Type: GrantFiled: August 12, 2015Date of Patent: October 18, 2016Assignee: SEMICONDUCTOR MANUFACTURING INTERNATIONAL (SHANGHAI) CORPORATIONInventor: Jinming Chen
-
Patent number: 9448936Abstract: Systems, processors, and methods for efficiently handling concurrent store and load operations within a processor. A processor comprises a load-store unit (LSU) with a banked level-one (L1) data cache. When a store operation is ready to write data to the L1 data cache, the store operation will skip the write to any banks that have a conflict with a concurrent load operation. A partial write of the store operation will be performed to those banks of the L1 data cache that do not have a conflict with a concurrent load operation. For every attempt to write the store operation, a corresponding store mask will be updated to indicate which portions of the store operation were successfully written to the L1 data cache.Type: GrantFiled: January 13, 2014Date of Patent: September 20, 2016Assignee: Apple Inc.Inventors: Rajat Goel, Mridul Agarwal
-
Patent number: 9443575Abstract: The disclosed invention provides an SRAM capable of stably generating a PUF-ID without having to be powered on/off under control. The SRAM including a plurality of write ports is provided with a plurality of word lines, each transferring write data from each of the write ports to one memory cell. Timing to negate at least two word lines (AWL, BWL), respectively coupled to two write ports, among the word lines is synchronized. Because synchronicity of writing different values to the memory cell is assured, by using a large number of such memory cells, it is possible to stably generate a PUF-ID without power on/off control.Type: GrantFiled: September 30, 2014Date of Patent: September 13, 2016Assignee: RENESAS ELECTRONICS CORPORATIONInventor: Makoto Yabuuchi
-
Patent number: 9436545Abstract: A semiconductor memory device that may correct error data using an error correction circuit is disclosed. The semiconductor memory device may include a DRAM cell array, a parity generator, a nonvolatile memory cell array and an error correction circuit. The parity generator is configured to generate a first set of parity bits having at least one bit based on input data. The nonvolatile memory cell array may store the input data and the first set of parity bits corresponding to the input data, and to output first data corresponding to the input data, and a second set of parity bits corresponding to the first set of parity bits. The error correction circuit is configured to generate second data as corrected data based on the first data.Type: GrantFiled: January 28, 2014Date of Patent: September 6, 2016Assignee: SAMSUNG ELECTRONICS CO., LTD.Inventors: Chi-Sung Oh, Chul-Sung Park, Sang-Bo Lee, Dong-Hyun Sohn
-
Patent number: 9431090Abstract: A memory system includes a memory controller that writes data to and reads data from a memory device. A write data strobe accompanying the write data indicates to the memory device when the write data is valid, whereas a read strobe accompanying data from the memory device indicates to the memory controller when the read data is valid. The memory controller adaptively controls the phase of the write data strobe to compensate for timing drift at the memory device. The memory controller uses read signals as a measure of the drift.Type: GrantFiled: March 26, 2015Date of Patent: August 30, 2016Assignee: Rambus Inc.Inventor: Frederick A. Ware
-
Patent number: 9405648Abstract: A built-in self-test circuit includes a command storage unit that stores commands inputted from an external device, an input/output control unit that controls the command storage unit to sequentially store the commands and sequentially output stored commands as internal commands in a test operation, and a command decoder unit that decodes the internal commands outputted from the command storage unit and outputs a test command.Type: GrantFiled: May 23, 2014Date of Patent: August 2, 2016Assignee: SK Hynix Inc.Inventor: Hee-Won Kang
-
Patent number: 9383407Abstract: A circuit for measuring instantaneous voltage drops in an IC is disclosed. In one embodiment, a measurement circuit is configured to perform measurements of a voltage drop between a supply voltage node and reference (e.g., ground) node. The measurement circuit may perform consecutive voltage measurements over a number of clock cycles. The measurements may be compared to a reference voltage, and the results of the comparisons may be provided to a register unit. The register unit may include a number of storage locations indicating at which cycles, if any, voltage droops have occurred. Additionally, the register may store information indicating maximum and minimum voltage droops.Type: GrantFiled: October 16, 2013Date of Patent: July 5, 2016Assignee: Apple Inc.Inventor: Ajay K. Bhatia
-
Patent number: 9379710Abstract: A level conversion circuit is provided for generating an output signal having one of a higher output level and a lower output level in response to an input signal having one of a higher input level and a lower input level. The level conversion circuit has input circuitry which, in response to a transition of the input signal between the higher and lower input levels, output a rising transition of a temporary output signal on the output line towards the higher input level. Output control circuitry detects the rising transition of the temporary output signal and pulls the output signal to the higher output level. This arrangement allows for fast level conversion without a DC leakage path.Type: GrantFiled: February 27, 2014Date of Patent: June 28, 2016Assignee: ARM LimitedInventors: Andy Wangkun Chen, Yew Keong Chong
-
Patent number: 9330733Abstract: Logical memories and other logic functions specified in designs are mapped to power-optimized implementations using physical memories and other device resources. A logical memory may be automatically mapped to numerous potential physical implementations. Power consumption is estimated for each potential physical implementation to select the physical implementation providing the best performance with respect to power consumption and any other design constraints. Potential physical implementations can suppress clock transitions via clock enable inputs when embedded memory is not accessed. Read-enable and write-enable signals can be converted to functionally equivalent clock enable signals. Clock enable signals can be created to deactivate unused memory access ports and to deactivate embedded memory blocks during don't-care conditions. Potential physical implementations can slice logical memory into two or more embedded memory blocks to minimize power consumption.Type: GrantFiled: January 24, 2011Date of Patent: May 3, 2016Assignee: Altera CorporationInventors: Russell George Tessier, Vaughn Timothy Betz, Thiagaraja Golpalsamy, David Neto
-
Patent number: 9331673Abstract: An integrated circuit having an external connection pad and an active circuit for generating signals to be output from the integrated circuit by means of the pad, the integrated circuit including an interface circuit associated with the pad, the interface circuit including a latch coupled between the pad and an output of the active circuit, the latch being capable of operating in a first mode in which the state of the pad follows the state of the output of the active circuit and a second mode in which the state of the pad is held by the latch.Type: GrantFiled: December 31, 2013Date of Patent: May 3, 2016Assignee: Qualcomm Technologies International, Ltd.Inventors: Peter Andrew Rees Williams, Barnaby Golder
-
Patent number: 9318217Abstract: Circuits for programming an electrical fuse, methods for programming an electrical fuse, and methods for designing a silicon-controlled rectifier for use in programming an electrical fuse. A programming current for the electrical fuse is directed through the electrical fuse and the silicon-controlled rectifier. Upon reaching a programmed resistance value for the electrical fuse, the silicon-controlled rectifier switches from a low-impedance state to a high-impedance state that interrupts the programming current.Type: GrantFiled: October 23, 2014Date of Patent: April 19, 2016Assignee: GLOBALFOUNDRIES INC.Inventors: Ephrem G. Gebreselasie, Alain Loiseau, Joseph M. Lukaitis, Richard A. Poro, III, Andreas D. Stricker
-
Patent number: 9311977Abstract: A waveform generator circuit includes a memory with address locations storing output waveform defining data bits. An address counter generates an address for sequentially addressing the address locations in the memory. The memory responds by sequentially outputting the output waveform defining data bits at the addressed locations. An output circuit receives the waveform defining data bits output from the memory and operates to generate an output signal waveform having logic state values dependent on the sequentially output waveform defining data bits.Type: GrantFiled: August 27, 2014Date of Patent: April 12, 2016Assignee: STMicroelectronics Asia Pacific Pte LtdInventor: Beng-Heng Goh
-
Patent number: 9305634Abstract: The invention comprises an improved process of reading out SRAM or like memory elements which utilize pre-charging of cell output buses. In the output configuration of the invention, Gray Code counter outputs are used as inputs in a decoder block, the decoder block being configured to output a valid column selection address for every two address inputs. These column outputs are mapped sequentially to the columns of the memory array, such that the columns are sequentially read out, each readout operation being interspersed with a parking interval. The Gray code address inputs reduce readout addressing errors and the parking interval creates a delay between cell readout operations that reduces glitch errors.Type: GrantFiled: January 13, 2015Date of Patent: April 5, 2016Assignee: Forza Silicon Corp.Inventors: Michael Minkler, Loc Truong
-
Patent number: 9299448Abstract: A memory device includes a first memory array, a first read port, a second read port, and a control input port. The first memory array contains a plurality of memory cells arranged in an array configuration. The first read port is configured to read first data from a single memory cell during a single read cycle, and the second read port is configured to read second data from a group of memory cells controlled by a common word line. Further, the control input is configured to receive a mode signal indicating a functional mode for the memory device including a first read mode and a second read mode. When the mode signal indicates the first read mode, the first read port is used to read the first data. When the mode signal indicates the second read mode, the first read port is used to read out the first data and the second read port is used to read the second data.Type: GrantFiled: December 28, 2010Date of Patent: March 29, 2016Assignee: SHANGHAI XIN HAO MICRO ELECTRONICS CO. LTD.Inventors: Kenneth Chenghao Lin, Bingchun Zhang
-
Patent number: 9293191Abstract: Methods and apparatuses are disclosed for multi-memory array access. One example apparatus includes a pair of input/output lines, and a first array coupled to the pair of input/output lines. The first array is configured to provide data to and receive data from the pair of input/output lines. The example apparatus further includes an access block coupled to the pair of input/output lines. The access block is configured to access a second array responsive to memory access control signals directed to the second array. The access block is configured provide data between the second array and the pair of main input/output lines responsive to the access of the second array.Type: GrantFiled: August 27, 2014Date of Patent: March 22, 2016Assignee: Micron Technology, Inc.Inventors: Yuan He, Yoshinori Fujiwara
-
Patent number: 9281036Abstract: A memory device comprises a memory array, at least one row address buffer, a set of row data buffers, a row decoder, an array of sense amplifiers, and a demultiplexer. The memory array comprises data elements organized into rows and columns. Each of the rows is addressable by a row address. Each of the data elements in each of the rows is addressable by a column address. The at least one row address buffer holds a selected row address of a set of successive selected row addresses. The set of row data buffers holds respective contents of selected rows that correspond to the set of successive selected row addresses. The row decoder decodes the selected row address to access a selected row. The array of sense amplifier reads the selected row and transmits content of the selected row to one of the row data buffers through the demultiplexer, and writes the content of the selected row back to the selected row.Type: GrantFiled: January 8, 2013Date of Patent: March 8, 2016Assignee: QUALCOMM IncorporatedInventors: Jian Shen, Liyong Wang, Lew Chua-Eoan
-
Patent number: 9281022Abstract: Methods, devices, arrays and systems for reducing standby power for a floating body memory array. One method includes counting bits of data before data enters the array, wherein the counting includes counting at least one of: a total number of bits at state 1 and a total number of all bits; a total number of bits at state 0 and the total number of all bits; or the total number of bits at state 1 and the total number of bits at state 0. This method further includes detecting whether the total number of bits at state 1 is greater than the total number of bits at state 0; setting an inversion bit when the total number of bits at state 1 is greater than the total number of bits at state 0; and inverting contents of all the bits of data before writing the bits of data to the memory array when the inversion bit has been set.Type: GrantFiled: July 10, 2014Date of Patent: March 8, 2016Assignee: Zeno Semiconductor, Inc.Inventors: Benjamin S. Louie, Yuniarto Widjaja
-
Patent number: 9251890Abstract: A memory device with an age-detect-and-correct (ADAC) circuit that detects skew caused by bias temperature instability fatigue (that is, bias temperature instability stress accumulated over time), and counters skew by selectively adjusting the proportion (measured temporally) of active state operation to idle state operation. Also, a memory burn-in device using a similar ADAC circuit.Type: GrantFiled: December 19, 2014Date of Patent: February 2, 2016Assignee: GLOBALFOUNDRIES INC.Inventors: Navin Agarwal, Igor Arsovski, Venkatraghavan Bringivijayaraghavan, Krishnan S. Rengarajan
-
Patent number: 9230609Abstract: A packaged semiconductor device includes a data pin, a first memory die, and a second memory die stacked with the first memory die. The first memory die includes a first data interface coupled to the data pin and a first memory core having a plurality of banks. The second memory die includes a second memory core having a plurality of banks. A respective bank of the first memory core and a respective bank of the second memory core perform parallel row access operations in response to a first command signal and parallel column access operations in response to a second command signal. The first data interface of the first die provides aggregated data from the parallel column access operations in the first and second die to the data pin.Type: GrantFiled: June 3, 2013Date of Patent: January 5, 2016Assignee: Rambus Inc.Inventor: Yohan Frans