Separate Read And Write Bus Patents (Class 365/189.19)
-
Patent number: 8032688Abstract: In one embodiment of the invention, a memory integrated circuit is provided including an address decoder to selectively access memory cells within a memory array; a mode register with bit storage circuits to store an enable bit and at least one sub-channel select bit; and control logic. The control logic is coupled to a plurality of address signal lines, the address decoder, and the mode register. In response to the enable bit and the at least one sub-channel select bit, the control logic selects one or more of the address signal lines to capture independent address information to support independent sub-channel memory accesses into the memory array. The control logic couples the independent address information into the address decoder.Type: GrantFiled: June 30, 2005Date of Patent: October 4, 2011Assignee: Intel CorporationInventors: Peter MacWilliams, James Akiyama, Douglas Gabel
-
Patent number: 8004926Abstract: A memory system includes Q memory blocks that each include M memory sub-blocks. The memory system also includes Q word line decoders that each are associated with a different one of the Q memory blocks. The memory system also includes a bit line decoder and Q×M switch modules. Each Q×M switch module selectively controls access to up to J of the M memory sub-blocks of the Q memory blocks. The Q word line decoders and the bit line decoder access less than M memory sub-blocks in at least two of the Q memory blocks during one of a read and write operation. M and Q are integers greater than 1, and J is an integer greater than or equal to 1.Type: GrantFiled: February 2, 2009Date of Patent: August 23, 2011Assignee: Marvell World Trade Ltd.Inventors: Pantas Sutardja, Winston Lee
-
Patent number: 7978545Abstract: A semiconductor integrated circuit has a central processing unit and a rewritable nonvolatile memory area disposed in an address space of the central processing unit. The nonvolatile memory area has a first nonvolatile memory area and a second nonvolatile memory area, which memorize information depending on the difference of threshold voltages. The first nonvolatile memory area has the maximum variation width of a threshold voltage for memorizing information set larger than that of the second nonvolatile memory area. When the maximum variation width of the threshold voltage for memorizing information is larger, since stress to a memory cell owing to a rewrite operation of memory information becomes larger, it is inferior in a point of guaranteeing the number of times of rewrite operation; however, since a read current becomes larger, a read speed of memory information can be expedited.Type: GrantFiled: May 6, 2010Date of Patent: July 12, 2011Assignee: Renesas Electronics CorporationInventors: Yutaka Shinagawa, Takeshi Kataoka, Eiichi Ishikawa, Toshihiro Tanaka, Kazumasa Yanagisawa, Kazufumi Suzukawa
-
Patent number: 7940597Abstract: Semiconductor memory device and parallel test method of the same. The test includes writing data into multiple memory banks simultaneously, reading the data from a portion of the memory banks, compressing the read data and outputting the compressed data to the outside of a chip.Type: GrantFiled: June 6, 2008Date of Patent: May 10, 2011Assignee: Hynix Semiconductor Inc.Inventor: Bo-Yeun Kim
-
Patent number: 7920431Abstract: The present disclosure includes methods, and circuits, for operating a memory device. One method embodiment for operating a memory device includes controlling data transfer through a memory interface in an asynchronous mode by writing data to the memory device at least partially in response to a write enable signal on a first interface contact, and reading data from the memory device at least partially in response to a read enable signal on a second interface contact. The method further includes controlling data transfer in a synchronous mode by transferring data at least partially in response to a clock signal on the first interface contact, and providing a bidirectional data strobe signal on an interface contact not utilized in the asynchronous mode.Type: GrantFiled: June 2, 2008Date of Patent: April 5, 2011Assignee: Micron Technology, Inc.Inventors: Dean K. Nobunaga, June Lee, Chih Liang Chen
-
Patent number: 7872926Abstract: An input buffer having a comparator that receives an input signal, a reference signal and a positive feedback. The comparator compares the input signal relative to the reference signal and generates an output signal transitioning between a first logic state and a second logic state responsive to the magnitude of the input signal transitioning through the magnitude of the reference signal. The comparator intensifies the output signal in response to the positive feedback from the output of the comparator while the output signal transitions from the first logic state to the second logic state.Type: GrantFiled: June 26, 2009Date of Patent: January 18, 2011Assignee: Micron Technology, Inc.Inventor: Greg Blodgett
-
Patent number: 7872936Abstract: In one embodiment, a memory system is disclosed. The memory system has at least one memory chip having an address and data interface coupled to an internal address and data bus, and a memory controller and interface chip also having a an address and data interface coupled to the address and data interface of the at least one memory chip via an internal address and data bus. The at least one memory chip, the memory controller and interface chip and the internal address and data bus are disposed within a common chip package. The memory controller and interface chip has an external interface configured to be coupled to a standard memory bus via external contacts of the common chip package.Type: GrantFiled: September 17, 2008Date of Patent: January 18, 2011Assignee: Qimonda AGInventor: Dennis Blankenship
-
Patent number: 7864603Abstract: Integrated circuits with memory elements are provided. The memory elements may be arranged in an array. Data lines may be used to load data into the memory elements and may be used to read data from the memory elements. The memory elements may be used to store configuration data on a programmable logic device integrated circuit. Each memory element may have an output that supplies a programmable transistor gate with a static control signal. Data reading circuitry may be coupled to each data line to read data from an addressed memory element on that data line. The data reading circuitry for each data line may include a precharge transistor and an output latch. The output latch may contain cross-coupled inverters. An inwardly-directed inverter in the output latch may have a pull-up transistor that is connected in series with a current source.Type: GrantFiled: February 26, 2008Date of Patent: January 4, 2011Assignee: Altera CorporationInventors: John Henry Bui, Triet M. Nguyen, David E. Jefferson
-
Patent number: 7859922Abstract: An initial verify read operation is performed after each programming pulse. The verify voltage starts at an initial verify voltage for the first word line and increases for each word line that is verified up to a maximum verify voltage. A second verify read operation is then performed after the program/verify operation. The second verify read operation uses a verify voltage that is substantially close to the maximum verify voltage used during the program/verify step.Type: GrantFiled: June 25, 2008Date of Patent: December 28, 2010Assignee: Micron Technology, Inc.Inventor: Seiichi Aritome
-
Patent number: 7848135Abstract: A piezoelectrically programmed, non-volatile memory cell structure includes a programmable piezo-resistive hysteretic material (PRHM) that is capable of being interconverted between a low resistance state and high resistance state through applied pressure cycling thereto; a piezoelectric material mechanically coupled to the PRHM such that an applied voltage across the piezoelectric material results in one of a tensile or compressive stress applied to the PRHM, depending upon the polarity of the applied voltage; and one or more electrodes in electrical communication with the PRHM, wherein the one or more electrodes are configured to provide a write programming current path through the piezoelectric material and a read current path through the PRHM.Type: GrantFiled: September 19, 2008Date of Patent: December 7, 2010Assignee: International Business Machines CorporationInventors: Bruce G. Elmegreen, Lia Krusin-Elbaum, Xiao Hu Liu, Glenn J. Martyna, Martin Muser, Dennis M. Newns
-
Patent number: 7830734Abstract: An asymmetric data path position and delays technique enabling high speed access in integrated circuit memory devices which is asymmetric in terms of the delay from the array to the I/O buffers based on the position relative within a known starting address of a pre-fetch field. In accordance with the technique of the present invention, the delay is not only asymmetric in terms of its physical length, but also in the number of pipeline stages and the clocks that control them and can also be asymmetric in terms of the column address required to access each section of the array and its designated pre-fetch field.Type: GrantFiled: March 14, 2008Date of Patent: November 9, 2010Assignee: ProMOS Technologies Pte. Ltd.Inventor: Jon Allan Faue
-
Patent number: 7821824Abstract: A semiconductor integrated circuit has a central processing unit and a rewritable nonvolatile memory area disposed in an address space of the central processing unit. The nonvolatile memory area has a first nonvolatile memory area and a second nonvolatile memory area, which memorize information depending on the difference of threshold voltages. The first nonvolatile memory area has the maximum variation width of a threshold voltage for memorizing information set larger than that of the second nonvolatile memory area. When the maximum variation width of the threshold voltage for memorizing information is larger, since stress to a memory cell owing to a rewrite operation of memory information becomes larger, it is inferior in a point of guaranteeing the number of times of rewrite operation; however, since a read current becomes larger, a read speed of memory information can be expedited.Type: GrantFiled: October 27, 2008Date of Patent: October 26, 2010Assignee: Renesas Electronics CorporationInventors: Yutaka Shinagawa, Takeshi Kataoka, Eiichi Ishikawa, Toshihiro Tanaka, Kazumasa Yanagisawa, Kazufumi Suzukawa
-
Publication number: 20100208513Abstract: A memory unit includes a giant magnetoresistance cell electrically coupled between a write bit line and a write source line. The giant magnetoresistance cell includes a free magnetic layer separated from a first pinned magnetic layer by a first non-magnetic electrically conducting layer. A magnetic tunnel junction data cell is electrically coupled between a read bit line and a read source line. The magnetic tunnel junction data cell includes the free magnetic layer separated from a second pinned magnetic layer by an oxide barrier layer. A write current passes through the giant magnetoresistance cell to switch the giant magnetoresistance cell between a high resistance state and a low resistance state. The magnetic tunnel junction data cell is configured to switch between a high resistance state and a low resistance state by magnetostatic coupling with the giant magnetoresistance cell, and be read by a read current passing though the magnetic tunnel junction data cell.Type: ApplicationFiled: May 5, 2010Publication date: August 19, 2010Applicant: SEAGATE TECHNOLOGY LLCInventors: Haiwen Xi, Hongyue Liu, Michael Xuefei Tang, Antoine Khoueir, Song S. Xue
-
Patent number: 7715254Abstract: The data output circuit for a semiconductor memory apparatus includes a first control signal generating unit configured to generate a first control signal according to a row address and a read command; and a data selecting unit configured to select data from a data line corresponding to a presently selected unit data output mode among data lines according to the first control signal or a second control signal, and output the data.Type: GrantFiled: March 10, 2009Date of Patent: May 11, 2010Assignee: Hynix Semiconductor Inc.Inventor: Dae Han Kwon
-
Patent number: 7692946Abstract: For one disclosed embodiment, an apparatus may comprise a first die including a first plurality of memory cells for a memory array and a second die including a second plurality of memory cells for the memory array. The second die may include a shared line for the memory array to conduct digital signals for memory cells of both the first and second plurality of memory cells. Other embodiments are also disclosed.Type: GrantFiled: June 29, 2007Date of Patent: April 6, 2010Assignee: Intel CorporationInventors: Mohammed H. Taufique, Derwin Jallice, Donald W. McCauley, John P. DeVale, Edward A. Brekelbaum, Jeffrey P. Rupley, II, Gabriel H. Loh, Bryan Black
-
Publication number: 20100054026Abstract: A memory unit includes a giant magnetoresistance cell electrically coupled between a write bit line and a write source line and a magnetic tunnel junction data cell electrically coupled between a read bit line and a read source line. A write current passing through the giant magnetoresistance cell switches the giant magnetoresistance cell between a high resistance state and a low resistance state. The magnetic tunnel junction data cell is configured to switch between a high resistance state and a low resistance state by magnetostatic coupling with the giant magnetoresistance cell. The magnetic tunnel junction data cell is read by a read current passing though the magnetic tunnel junction data cell.Type: ApplicationFiled: August 26, 2008Publication date: March 4, 2010Applicant: SEAGATE TECHNOLOGY LLCInventors: Haiwen Xi, Hongyue Liu, Michael Xuefei Tang, Antoine Khoueir, Song S. Xue
-
Patent number: 7668036Abstract: A control apparatus of a GIO line includes a plurality of GIO line termination units, and a GIO control unit for generating a control signal to activate an operation of a specific one of the plurality of GIO termination units according to a data transmission method. Further, a method of controlling a GIO line through GIO termination includes the step of generating a control signal to activate an operation of a specific one of a plurality of GIO termination units according to a data transmission method.Type: GrantFiled: May 30, 2007Date of Patent: February 23, 2010Assignee: Hynix Semiconductor Inc.Inventor: Jee Yul Kim
-
Patent number: 7663951Abstract: A semiconductor memory apparatus includes a main bank configured to combine a first sub bank and a second sub bank. A center bitline sense amplifier array is arranged in a region where the first sub bank meets the second sub bank. A first precharge section is arranged above the first sub bank and a second precharge section is arranged below the second sub bank. The first precharge section precharges local input/output lines of the first sub bank and the second sub bank and the second precharge section precharges the local input/output lines.Type: GrantFiled: December 29, 2006Date of Patent: February 16, 2010Assignee: Hynix Semiconductor Inc.Inventor: Mun-Phil Park
-
Patent number: 7646628Abstract: A toggle magnetic random access memory includes a first memory array, a second memory array and a controller. The first memory array includes a plurality of first memory cells including magnetoresistive elements. The second memory array includes a plurality of second memory cells including magnetoresistive elements and differs from the first memory array in write wirings used for writing. The controller controls the first memory array and the second memory array such that a first state in which a first burst write operation in the first memory array is executed and a second state in which a second burst write operation in the second memory array is executed are alternately executed in a continuous burst write mode. Accordingly, the continuous burst write operation can be executed at the high speed without any drop in the reliability and any increase in the circuit area.Type: GrantFiled: February 8, 2006Date of Patent: January 12, 2010Assignee: NEC CorporationInventors: Noboru Sakimura, Takeshi Honda, Tadahiko Sugibayashi
-
Patent number: 7630271Abstract: A semiconductor memory device is presented that exhibits an enhanced read/write data retrieval efficiency brought about in part by a uniquely shared column array communication scheme. The semiconductor memory device includes: at least one group of banks, the banks being disposed adjacent to each other to form a radially symmetrical arrangement of banks having a row and column geometry; and a column decoder array is positioned between pairs of vertically disposed banks in which the column decoder array communicates with this pair of vertically disposed banks so that a single column select signal from the column decoder array can be used to select a given memory cell of the one bank of this vertically disposed banks.Type: GrantFiled: July 16, 2007Date of Patent: December 8, 2009Assignee: Hynix Semiconductor Inc.Inventors: Dong Keun Kim, Yong Ki Kim
-
Patent number: 7626878Abstract: One embodiment of the present invention sets forth an active bit line charge keeper circuit for improving the reliability of a static random access memory (SRAM) circuit. The active bit line charge keeper circuit includes two sub-circuits, each disposed between bit line pairs within the SRAM circuit. The first sub-circuit mitigates residual state associated with over-developed read state on the bit lines. The second sub-circuit mitigates the effects of residual state associated with reading one value on a given pair of bit lines and subsequently writing a different value. By mitigating the effects of residual state within an SRAM circuit, higher reliability at a given performance level may be achieved.Type: GrantFiled: August 14, 2007Date of Patent: December 1, 2009Assignee: NVIDIA CorporationInventors: Hwong-Kwo Lin, Ge Yang, Ethan A. Frazier, Charles Chew-Yuen Young
-
Patent number: 7626872Abstract: A semiconductor memory device includes a data transfer line for read, a data signal transfer unit, a reset controller, and a data signal transfer unit for write. The data signal transfer unit for read receives a first data signal corresponding to a read command via the data transfer line and outputs the first data signal. The reset controller resets the data transfer line in response to a reset signal. The data signal transfer unit for write receives a second data signal corresponding to a write command, and outputs the second data signal to the data transfer line. The data transfer line is reset in response to the reset signal.Type: GrantFiled: June 29, 2007Date of Patent: December 1, 2009Assignee: Hynix Semiconductor Inc.Inventor: Sung-Joo Ha
-
Patent number: 7613049Abstract: A method for dual I/O data read in an integrated circuit which includes a serial peripheral interface memory device. In an embodiment, the memory device includes a clock signal, a plurality of pins, and a configuration register. In an embodiment, the configuration register includes a wait cycle count. The method includes transmitting a read address to the memory device using a first input/output pin and a second input/output pin concurrently. In an embodiment, the read address includes at least a first address bit and a second address bit, the first address bit being transmitted using the first input/output pin, and the second address bit being transmitted using the second input/output pin. The method includes accessing the memory device for data associated with the address and waiting a predetermined number clock cycles associated with the wait cycle count. The method includes transferring the data from the memory device using the first input/output pin and the second input/output pin concurrently.Type: GrantFiled: January 4, 2008Date of Patent: November 3, 2009Assignee: Macronix International Co., LtdInventors: Chun-Hsiung Hung, Kuen-Long Chang, Chia-He Liu
-
Patent number: 7613062Abstract: A semiconductor memory device includes a memory element, a first data line and a second data line, a first selection transistor, and a second selection transistor. The memory element includes a semiconductor element of MOS structure in which data is programmed when an insulating film provided in the semiconductor element is broken down by application of a voltage thereto. The first and second data lines are connected to a sense amplifier. The first selection transistor is configured to connect the memory element to the first data line in order to program data in the memory element. The second selection transistor is configured to connect the memory element to the second data line in order to program data in the memory element and detect the data programmed in the memory element. The second selection transistor has a smaller gate-electrode width smaller than the first selection transistor.Type: GrantFiled: April 23, 2007Date of Patent: November 3, 2009Assignee: Kabushiki Kaisha ToshibaInventors: Hiroaki Nakano, Toshimasa Namekawa, Hiroshi Ito, Osamu Wada, Atsushi Nakayama
-
Patent number: 7613886Abstract: Methods and apparatus provide for receiving a request from an initiating device to initiate a data transfer into a local memory for execution of one or more programs therein, the local memory being operatively coupled to a first of a plurality of parallel processors capable of operative communication with a shared memory; facilitating the data transfer into the local memory; and producing a synchronization signal indicating that the data transfer into the local memory has been completed.Type: GrantFiled: February 8, 2005Date of Patent: November 3, 2009Assignee: Sony Computer Entertainment Inc.Inventor: Takeshi Yamazaki
-
Patent number: 7609566Abstract: A semiconductor memory device includes a charge pumping circuit, a level sensor, an oscillator, and a pumping control signal generator. The charge pumping circuit performs a negative-pumping operation to an external power in order to generate an internal voltage having a level lower than the external power. The level sensor senses a level of the internal voltage corresponding to a level of an adjusted reference voltage during a refresh mode. The oscillator generates a period signal in response to a sensing signal of the level sensor. The pumping control signal generator controls the operation of the charge pumping circuit in response to the period signal.Type: GrantFiled: June 29, 2007Date of Patent: October 27, 2009Assignee: Hynix Semiconductor, Inc.Inventor: Jae-Hyuk Im
-
Patent number: 7602656Abstract: A power supply control circuit and a control method secure an accurate operation of a GIO in a burst data transmission having a high compression rate. The power supply control circuit of a semiconductor memory device includes: a counter which is reset in response to a read command signal or a write command signal to count an input clock and then, to output a counting completion signal; and a power supply enable signal generator enabled in response to the read command signal or the write command signal and disabled in response to the counting completion signal, for generating a power supply enable signal.Type: GrantFiled: April 4, 2008Date of Patent: October 13, 2009Assignee: Hynix Semiconductor Inc.Inventor: Ihl-Ho Lee
-
Patent number: 7577013Abstract: A storage unit capable of retaining data during sleep mode. The storage unit includes a first latch composed of first and second inverters and a second latch composed of the first inverter and a third inverter, in which the first and second inverters have different threshold voltages. The first inverter comprises an input terminal coupled to a write port and an output coupled to a read port. The second inverter comprises an input terminal coupled to the read port and an output terminal coupled to the write port. The third inverter comprises an input terminal coupled to the write port and an output terminal coupled to the read port.Type: GrantFiled: September 23, 2005Date of Patent: August 18, 2009Assignee: Industrial Technology Research InstituteInventor: Wei-Bin Yang
-
Patent number: 7486571Abstract: Disclosed herein is a semiconductor memory device including, a memory array with memory cells array-like arranged, a read bit line connected to a data output node of the memory cells and shared by a plurality of the memory cells arranged in one direction in the memory array, a write bit line connected to a data input node of the memory cells and shared by a plurality of the memory cells, a sense amplifier for sensing a voltage of the reading bit line, a first sense line and a second sense line connected to the sense amplifier, a read bit line switch for controlling electrical connection and disconnection between the first sense line and the read bit line, a write buffer connected between the second sense line and the write bit line, capable of controlling electrical connection and disconnection between the second sense line and the write bit line.Type: GrantFiled: July 6, 2007Date of Patent: February 3, 2009Assignee: Sony CorporationInventor: Makoto Kitagawa
-
Patent number: 7471575Abstract: A non-volatile memory device capable of reading and writing a large number of memory cells with multiple read/write circuits in parallel has an architecture that reduces redundancy in the multiple read/write circuits to a minimum. The multiple read/write circuits are organized into a bank of similar stacks of components. Redundant circuits such as a processor for processing data among stacks each associated with multiple memory cells are factored out. The processor is implemented with an input logic, a latch and an output logic. The input logic can transform the data received from either the sense amplifier or the data latches. The output logic further processes the transformed data to send to either the sense amplifier or the data latches or to a controller. This provides an infrastructure with maximum versatility and a minimum of components for sophisticated processing of the data sensed and the data to be input or output.Type: GrantFiled: July 23, 2007Date of Patent: December 30, 2008Assignee: Sandisk CorporationInventors: Raul-Adrian Cernea, Yan Li, Shahzad Khalid, Siu Lung Chan
-
Patent number: 7466607Abstract: A de-coupled memory access system including a memory access control circuit is configured to generate first and second independent, de-coupled time references. The memory access control circuit includes a read initiate circuit responsive to the first time reference and a read signal for generating a read enable signal, and a write initiate circuit responsive to the second time reference and a write signal for generating a write enable signal independent of the read enable signal for providing independent, de-coupled write access to a memory array.Type: GrantFiled: September 30, 2004Date of Patent: December 16, 2008Assignee: Analog Devices, Inc.Inventors: Paul W. Hollis, George M. Lattimore, Matthew B. Rutledge
-
Patent number: 7436696Abstract: A read-preferred SRAM cell includes a pull-up MOS device having a first drive current, a pull-down MOS device coupled to the pull-up MOS device, the pull-down MOS device having a second drive current, and a pass-gate MOS device having a third drive current coupled to the pull-up MOS device and the pull-down MOS device. The first drive current and the third drive current preferably have an ? ratio of between about 0.5 and about 1. The second drive current and the third drive current preferably have a ? ratio of between about 1.45 and 5.Type: GrantFiled: October 17, 2006Date of Patent: October 14, 2008Assignee: Taiwan Semiconductor Manufacturing Company, Ltd.Inventors: Ping-Wei Wang, Yuh-Jier Mii, Hung-Jen Liao
-
Patent number: 7426607Abstract: A random access memory system has a memory controller, a first memory device, a second memory device, and a memory bus. The memory controller is configured to control access to a plurality of memory devices. The memory bus is configured to alternatively couple the memory controller to the first memory device and to couple the memory controller to the second memory.Type: GrantFiled: August 5, 2005Date of Patent: September 16, 2008Assignee: Infineon Technologies AGInventor: Jong-Hoon Oh
-
Publication number: 20080137440Abstract: This invention discloses a dual port static random access memory (SRAM) cell, which comprises at least one inverter coupled between a positive supply voltage (Vcc) and a complementary low supply voltage (Vss) and having an input and an output terminals, at least one PMOS transistor with its gate, source and drain connected to the output terminal, Vcc and input terminal, respectively, a write port connected to the input terminal and having a write-word-line, a write-enable and a write-bit-line, and a read port connected to either the input or output terminal and having a read-word-line and a read-bit-line.Type: ApplicationFiled: December 7, 2006Publication date: June 12, 2008Inventor: Jhon-Jhy Liaw
-
Patent number: 6275424Abstract: The present invention reduces the voltage across the gate oxide and across a junction of a high voltage MOSFET (Metal Oxide Semiconductor Field Effect Transistor) within an unselected block of an electrically erasable memory during an erase operation of a selected block of the electrically erasable memory. The drain node is coupled to each respective control gate node of a plurality of core cells disposed within a well. The present invention includes a voltage generator coupled to a gate node of the high voltage transistor and to the well having the core cells disposed therein. The present invention also includes a microcontroller that controls the voltage generator to ramp up a magnitude of a well voltage applied at the well from a start ramping time when the well voltage is at a start voltage to an end ramping time when the well voltage is at an end voltage.Type: GrantFiled: January 31, 2001Date of Patent: August 14, 2001Assignee: Advanced Micro Devices, Inc.Inventors: Binh Quang Le, Pauling Chen