Format Or Disposition Of Elements Patents (Class 365/51)
-
Patent number: 11276472Abstract: A method of operating a non-volatile memory device includes performing a first sensing operation on the non-volatile memory device during a first sensing time including a first section, a second section, and a third section. The performing of the first sensing operation includes applying a first voltage level, which is variable according to a first target voltage level, to a selected word line in the first section, applying a second voltage level, which is different from the first voltage level, to the selected word line in the second section, and applying the first target voltage level, which is different from the second voltage level, to the selected word line in the third section. The first voltage level becomes greater as the first target voltage level becomes greater.Type: GrantFiled: July 22, 2020Date of Patent: March 15, 2022Assignee: Samsung Electronics Co., Ltd.Inventor: Dong-Hun Kwak
-
Patent number: 11270742Abstract: A memory apparatus includes an internal circuit configured to output a plurality of output signals, a signal conversion circuit configured to convert a control signal to generate a selection signal, and a selection circuit configured to output one of the plurality of output signals based on the selection signal. The memory apparatus also includes a buffer configured to buffer output of the selection circuit and output the buffered output to a pad.Type: GrantFiled: September 1, 2020Date of Patent: March 8, 2022Assignee: SK hynix Inc.Inventor: Suk Hwan Choi
-
Patent number: 11264068Abstract: Apparatuses for providing a clock signal for a semiconductor device are described. An example apparatus includes a chip including a first clock tree and a second clock tree. The first clock tree includes a first wiring segment extending in a first direction and a second wiring segment extending in a second direction perpendicular to the first direction and coupled the first wiring segment. The second clock tree includes a third wiring segment extending in the second direction, a fourth wiring segment extending in the first direction and coupled to the third wiring segment, and a fifth wiring segment extending in the second direction and coupled to the fourth wiring segment.Type: GrantFiled: December 15, 2020Date of Patent: March 1, 2022Assignee: Micron Technology, Inc.Inventors: Ryosuke Yatsushiro, Seiji Narui
-
Patent number: 11264377Abstract: A semiconductor device includes a stack structure comprising decks. Each deck of the stack structure comprises a memory element level comprising memory elements and control logic level in electrical communication with the memory element level, the control logic level comprising a first subdeck structure comprising a first number of transistors comprising a P-type channel region or an N-type channel region and a second subdeck structure comprising a second number of transistors comprising the other of the P-type channel region or the N-type channel region overlying the first subdeck structure. Related semiconductor devices and methods of forming the semiconductor devices are disclosed.Type: GrantFiled: November 4, 2020Date of Patent: March 1, 2022Assignee: Micron Technology, Inc.Inventors: Kurt D. Beigel, Scott E. Sills
-
Patent number: 11264088Abstract: A device is disclosed that includes a plurality of first memory cells, a plurality of second memory cells, a power circuit, and a header circuit. The power circuit is configured to provide a first power voltage via a conductive line for the plurality of first memory cells, and to provide a second power voltage, that is independent from the first power voltage, for the plurality of second memory cells. The header circuit is configured to provide, during the write operation, the first voltage smaller than the first power voltage, the second power voltage, or smaller than the first power voltage and the second power voltage, for corresponding memory cells of the plurality of first memory cells via the conductive line and for corresponding memory cells of the plurality of second memory cells. A circuit structure of the power circuit is different from a circuit structure of the header circuit.Type: GrantFiled: August 19, 2020Date of Patent: March 1, 2022Assignee: TAIWAN SEMICONDUCTOR MANUFACTURING CO., LTD.Inventors: Wei-Cheng Wu, Chih-Yu Lin, Kao-Cheng Lin, Wei-Min Chan, Yen-Huei Chen
-
Patent number: 11250901Abstract: In one embodiment, a memory device includes a memory core and input receivers to receive commands and data. The memory device also includes a register to store a value that indicates whether a subset of the input receivers are powered down in response to a control signal. A memory controller transmits commands and data to the memory device. The memory controller also transmits the value to indicate whether a subset of the input receivers of the memory device are powered down in response to the control signal. In addition, in response to a self-fresh command, the memory device defers entry into a self-refresh operation until receipt of the control signal that is received after receiving the self-refresh command.Type: GrantFiled: November 24, 2020Date of Patent: February 15, 2022Assignee: Rambus Inc.Inventors: Wayne F. Ellis, Wayne S. Richardson, Akash Bansal, Frederick A. Ware, Lawrence Lai, Kishore Ven Kasamsetty
-
Patent number: 11244888Abstract: Disclosed herein is an apparatus that includes a memory cell array, a plurality of TSVs penetrating a semiconductor chip, an output circuit configured to output a data to the TSVs, an input circuit configured to receive a data from the TSVs, a pad supplied with a data from outside, and a control circuit configured to write the data to the memory cell array, read the data from the memory cell array, and transfer the data from the memory cell array to the input circuit via the output circuit and the TSVs.Type: GrantFiled: February 1, 2021Date of Patent: February 8, 2022Assignee: Micron Technology, Inc.Inventors: Naohisa Nishioka, Seiji Narui
-
Patent number: 11244708Abstract: According to an embodiment, a semiconductor device includes a substrate, a connector, a volatile semiconductor memory element, multiple nonvolatile semiconductor memory elements, and a controller. A wiring pattern includes a signal line that is formed between the connector and the controller and that connects the connector to the controller. On the opposite side of the controller to the signal line, the multiple nonvolatile semiconductor memory elements are aligned along the longitudinal direction of the substrate.Type: GrantFiled: October 22, 2020Date of Patent: February 8, 2022Assignee: Kioxia CorporationInventors: Masato Sugita, Naoki Kimura, Daisuke Kimura
-
Patent number: 11239240Abstract: A semiconductor device comprises semiconductive pillars; digit lines laterally between the semiconductive pillars; nitride caps vertically overlying the digit lines; nitride structures overlying surfaces of the nitride caps; redistribution material structures comprising upper portions overlying upper surfaces of the nitride caps and the nitride structures, and lower portions overlying upper surfaces of the semiconductive pillars; a low-K dielectric material laterally between the digit lines and the semiconductive pillars; air gaps laterally between the low-K dielectric material and the semiconductive pillars, and having upper boundaries below the upper surfaces of the nitride caps; and a nitride dielectric material laterally between the air gaps and the semiconductive pillars. Memory devices, electronic systems, and method of forming a semiconductor device are also described.Type: GrantFiled: June 16, 2020Date of Patent: February 1, 2022Assignee: Micron Technology, Inc.Inventors: Arzum F. Simsek-Ege, Guangjun Yang, Kuo-Chen Wang, Mohd Kamran Akhtar, Katsumi Koge
-
Patent number: 11233681Abstract: Techniques are provided herein to increase a rate of data transfer across a large number of channels in a memory device using multi-level signaling. Such multi-level signaling may be configured to increase a data transfer rate without increasing the frequency of data transfer and/or a transmit power of the communicated data. An example of multi-level signaling scheme may be pulse amplitude modulation (PAM). Each unique symbol of the multi-level signal may be configured to represent a plurality of bits of data.Type: GrantFiled: May 4, 2020Date of Patent: January 25, 2022Assignee: Micron Technology, Inc.Inventors: Timothy M. Hollis, Markus Balb, Ralf Ebert
-
Patent number: 11227648Abstract: Methods, systems, and devices for multiple plate line architecture for multideck memory arrays are described. A memory device may include two or more three-dimensional arrays of ferroelectric memory cells overlying a substrate layer that includes various components of support circuitry, such as decoders and sense amplifiers. Each memory cell of the array may have a ferroelectric container and a selector device. Multiple plate lines or other access lines may be routed through the various decks of the device to support access to memory cells within those decks. Plate lines or other access lines may be coupled between support circuitry and memory cells through on pitch via (OPV) structures. OPV structures may include selector devices to provide an additional degree of freedom in multideck selectivity. Various number of plate lines and access lines may be employed to accommodate different configurations and orientations of the ferroelectric containers.Type: GrantFiled: June 23, 2020Date of Patent: January 18, 2022Assignee: Micron Technology, Inc.Inventor: Ferdinando Bedeschi
-
Patent number: 11222710Abstract: A method includes determining, for a plurality of memory dice, a signal reliability characteristic and ranking the plurality of memory dice based, at least in part, on the determined reliability characteristics. The method can further include arranging the plurality of memory dice to form a memory device based, at least in part, on the ranking.Type: GrantFiled: August 10, 2020Date of Patent: January 11, 2022Assignee: Micron Technology, Inc.Inventors: Mikai Chen, Zhenming Zhou, Zhenlei Shen, Murong Lang
-
Patent number: 11217308Abstract: The present disclosure includes apparatuses and methods for programming memory cells using asymmetric current pulses. An embodiment includes a memory having a plurality of self-selecting memory cells, and circuitry configured to program a self-selecting memory cell of the memory by applying a first current pulse or a second current pulse to the self-selecting memory cell, wherein the first current pulse is applied for a longer amount of time than the second current pulse and the first current pulse has a lower amplitude than the second current pulse.Type: GrantFiled: August 14, 2020Date of Patent: January 4, 2022Assignee: Micron TechnologyInventors: Mattia Robustelli, Innocenzo Tortorelli, Richard K. Dodge
-
Patent number: 11217314Abstract: A method of operating a non-volatile memory device includes performing a first sensing operation on the non-volatile memory device during a first sensing time including a first section, a second section, and a third section. The performing of the first sensing operation includes applying a first voltage level, which is variable according to a first target voltage level, to a selected word line in the first section, applying a second voltage level, which is different from the first voltage level, to the selected word line in the second section, and applying the first target voltage level, which is different from the second voltage level, to the selected word line in the third section. The first voltage level becomes greater as the first target voltage level becomes greater.Type: GrantFiled: August 21, 2019Date of Patent: January 4, 2022Assignee: Samsung Electronics Co., Ltd.Inventor: Dong-Hun Kwak
-
Patent number: 11195836Abstract: A semiconductor memory device includes a stack structure having a plurality of layers vertically stacked on a substrate, each layer including, a first bit line and a gate line extending in a first direction, a first semiconductor pattern extending in a second direction between the first bit line and the gate line, the second direction intersecting the first direction, and a second semiconductor pattern adjacent to the gate line across a first gate insulating layer, the second semiconductor pattern extending in the first direction, a first word line adjacent to the first semiconductor pattern and vertically extending in a third direction from the substrate, a second bit line connected to an end of the second semiconductor pattern and vertically extending in the third direction from the substrate, and a second word line connected to another end of the second semiconductor pattern and vertically extending in the third direction.Type: GrantFiled: January 2, 2020Date of Patent: December 7, 2021Assignee: SAMSUNG ELECTRONICS CO., LTD.Inventors: Hui-Jung Kim, Min Hee Cho, Junsoo Kim, Taehyun An, Dongsoo Woo, Yoosang Hwang
-
Patent number: 11195830Abstract: A semiconductor device comprises a stack structure comprising decks each comprising a memory level comprising memory elements, a control logic level vertically adjacent and in electrical communication with the memory level and comprising control logic devices configured to effectuate a portion of control operations for the memory level, and an additional control logic level vertically adjacent and in electrical communication with the memory level and comprising additional control logic devices configured to effectuate an additional portion of the control operations for the memory level. A memory device, a method of operating a semiconductor device, and an electronic system are also described.Type: GrantFiled: November 20, 2020Date of Patent: December 7, 2021Assignee: Micron Technology, Inc.Inventors: Scott E. Sills, Kurt D. Beigel
-
Patent number: 11182284Abstract: A memory module comprises a volatile memory subsystem, a non-volatile memory subsystem, and a module control device. The module control device is configured to read data from the non-volatile memory subsystem in response to a set of signals received from the memory channel indicating a non-volatile memory access request to transfer the data from the non-volatile memory subsystem to the volatile memory subsystem, and to provide at least a portion of the data to the volatile memory subsystem in response to receiving a dummy write memory command including a memory address related to the non-volatile memory access request via the memory channel. The volatile memory subsystem is further configured to receive the dummy write memory command and to receive the at least a portion of the first data in response to the dummy write memory command.Type: GrantFiled: February 5, 2019Date of Patent: November 23, 2021Assignee: Netlist, Inc.Inventor: Hyun Lee
-
Patent number: 11177008Abstract: A semiconductor storage device includes a first chip and a second chip each including a memory cell and configured to receive a same toggle signal. Upon receiving a first command, the first chip executes a first calibration operation to calibrate a duty ratio of an output signal generated in response to the toggle signal while data is read out from the second chip in response to the toggle signal.Type: GrantFiled: June 8, 2020Date of Patent: November 16, 2021Assignee: KIOXIA CORPORATIONInventors: Kensuke Yamamoto, Fumiya Watanabe, Shouichi Ozaki
-
Patent number: 11171142Abstract: An embodiment may include an integrated circuit. The integrated circuit may include a plurality of vertical transistor structures arranged in a two-dimensional grid pattern including a longitudinal set of grid-lines, a transversal set of grid-lines, and nodes at each intersection of the longitudinal set of grid-lines and the transversal set of grid-lines. Each vertical transistor structure is arranged substantially perpendicular to the plurality of layers of the integrated circuit and aligned with each node of the two-dimensional grid pattern.Type: GrantFiled: November 16, 2018Date of Patent: November 9, 2021Assignee: International Business Machines CorporationInventors: Juergen Pille, Albert Frisch, Tobias Werner, Rolf Sautter, Dieter Wendel
-
Patent number: 11164879Abstract: An embodiment may include a method of forming a microelectronic device. The method may include forming a pair of transistors stacked vertically and connected in series, each of the pair of transistors are of the same type. The method may include forming a memory element including a first inverter containing a first inverter transistor and an access transistor. The first inverter transistor is connected to a power supply rail. The access transistor is connected to a bitline. The first inverter transistor is a first transistor of the pair of vertically stacked transistors and the access transistor is a second transistor of the pair of vertically stacked transistors. The pair of transistors are arranged substantially perpendicular to the plurality of layers.Type: GrantFiled: November 16, 2018Date of Patent: November 2, 2021Assignee: International Business Machines CorporationInventors: Juergen Pille, Albert Frisch, Tobias Werner, Rolf Sautter, Dieter Wendel
-
Patent number: 11139002Abstract: Row and/or column electrode lines for a memory device are staggered such that gaps are formed between terminated lines. Vertical interconnection to central points along adjacent lines that are not terminated are made in the gap, and vertical interconnection through can additionally be made through the gap without contacting the lines of that level.Type: GrantFiled: February 13, 2020Date of Patent: October 5, 2021Assignee: Micron Technology, Inc.Inventors: Hernan A. Castro, Everardo Torres Flores, Stephen H. S. Tang
-
Patent number: 11133063Abstract: Aspects of the invention include performing a stochastic update for a crossbar array by generating a set of stochastic pulses for a crossbar array, the crossbar array including a plurality of row wires and a plurality of column wires, the plurality of row wires including a first row wire and the plurality of column wires including a first column wire, wherein a three terminal device is coupled to the first row wire and the first column wire at a crosspoint of the first row wire and the first column wire, and wherein a resistivity of the three terminal device is modified responsive to a coincidence of pulses from the set of stochastic pulses at the crosspoint of the first row and the first column, and wherein at least one terminal in the three terminal device is floating.Type: GrantFiled: June 22, 2020Date of Patent: September 28, 2021Assignee: INTERNATIONAL BUSINESS MACHINES CORPORATIONInventors: Seyoung Kim, Oguzhan Murat Onen, Tayfun Gokmen
-
Patent number: 11121246Abstract: A 3D semiconductor device including: a first level including a first single-crystal layer, a plurality of first transistors, and at least one metal layer, the metal layer overlaying the first single crystal layer with interconnects between the first transistors forming control circuits; a second level overlaying the metal layer, a plurality of second transistors, and a plurality of first memory cells including at least one of the second transistors; a third level overlaying the second level and including a plurality of third transistors, including second memory cells each including at least one third transistor, where at least one of the second memory cells is at least partially atop of the control circuits, where the control circuits are connected so to control second transistors and third transistors, where the second level is bonded to the third level and to the first level, where the bonded includes oxide to oxide bonds; and a fourth level above the third level, including a second single-crystal layer.Type: GrantFiled: April 5, 2021Date of Patent: September 14, 2021Assignee: MONOLITHIC 3D INC.Inventor: Zvi Or-Bach
-
Patent number: 11107803Abstract: A method to construct a 3D system, the method including: providing a base wafer; and then transferring a memory control on top; and then thinning the memory control, transferring a first memory wafer on top; and then thinning the first memory wafer; and then transferring a second memory wafer on top; and then thinning the second memory wafer. A 3D device, the device including: a first stratum including first bit-cell memory arrays; a second stratum including second bit-cell memory arrays; and a third stratum, where the second stratum overlays the first stratum, where the first stratum overlays the third stratum, where the third stratum includes a plurality of word-line decoders to control the first bit-cell memory arrays and the second bit-cell memory arrays.Type: GrantFiled: March 28, 2021Date of Patent: August 31, 2021Assignee: Monolithic 3D Inc.Inventors: Zvi Or-Bach, Jin-Woo Han, Brian Cronquist
-
Patent number: 11094674Abstract: A semiconductor device is disclosed including a memory module formed from a pair of semiconductor dies mounted face to face to each other at the wafer level, mechanically resulting in the die pair having a minimum warpage. An electronic component may be bonded to an exposed surface of one of the semiconductor dies.Type: GrantFiled: March 12, 2020Date of Patent: August 17, 2021Assignee: SanDisk Technologies LLCInventors: Nagesh Vodrahalli, Shrikar Bhagath, Rama Shukla
-
Patent number: 11087827Abstract: An edge memory array mat with access lines that are split in half, and a bank of sense amplifiers formed in a region that separates the access line segment halves extending perpendicular to the access line segments. The sense amplifiers of the bank of sense amplifiers are coupled to opposing ends of a first subset of the half access lines pairs. The edge memory array mat further includes digit line (DL) jumpers or another structure configured to connect a second subset of the half access line pairs across the region occupied by the bank of sense amplifiers to form combined or extended access lines that extend to a bank of sense amplifiers coupled between the edge memory array mat and an inner memory array mat.Type: GrantFiled: February 7, 2020Date of Patent: August 10, 2021Assignee: Micron Technology, Inc.Inventor: Yuan He
-
Patent number: 11083078Abstract: An electronic assembly is provided, including a wiring board, a control element, and a pair of first internal electrical connectors. The wiring board includes a mounting surface, an outer patterned conductive layer, a plurality of inner patterned conductive layers, a plurality of near conductive holes, a plurality of far conductive holes, and a first conductive path. The outer patterned conductive layer is located between the mounting surface and the inner patterned conductive layers. The control element is mounted on the mounting surface of the wiring board. The pair of first internal electrical connectors are mounted on the mounting surface of the wiring board, and are adapted for mounting a pair of memory modules.Type: GrantFiled: August 5, 2020Date of Patent: August 3, 2021Assignee: Shanghai Zhaoxin Semiconductor Co., Ltd.Inventors: Yu-Chieh Wei, Yen-Chen Chen, Yu-Ching Hung
-
Patent number: 11024634Abstract: A method of making a semiconductor device includes forming a first memory device, connecting a first word line to the first memory device, forming at least a first via, forming a second memory device, connecting a second word line to the second memory device, connecting a bit line to the first memory device and connecting the bit line to the second memory device by the first via. The first and second memory devices are separated by an inter-layer dielectric, and the first via connects the first memory device and the second memory device.Type: GrantFiled: November 30, 2018Date of Patent: June 1, 2021Assignee: TAIWAN SEMICONDUCTOR MANUFACTURING COMPANY, LTD.Inventors: Tsung-Hsien Huang, Hong-Chen Cheng, Cheng Hung Lee, Hung-Jen Liao
-
Patent number: 11024385Abstract: A semiconductor device is disclosed including an integrated memory module. The integrated memory module includes a first semiconductor die comprising first non-volatile memory cells, a second semiconductor die comprising second non-volatile memory cells, and a third semiconductor die comprising control circuitry. The first, the second and the third semiconductor die are bonded together. The control circuitry is configured to control memory operations in the first memory cells in parallel with the second memory cells.Type: GrantFiled: May 17, 2019Date of Patent: June 1, 2021Assignee: SanDisk Technologies LLCInventors: Hardwell Chibvongodze, Masatoshi Nishikawa
-
Patent number: 11016894Abstract: Techniques and apparatus to manage cache coherency for different types of cache memory are described. In one embodiment, an apparatus may include at least one processor, at least one cache memory, and logic, at least a portion comprised in hardware, the logic to receive a memory operation request associated with the at least one cache memory, determine a cache status of the memory operation request, the cache status indicating one of a giant cache status or a small cache status, perform the memory operation request via a small cache coherence process responsive to the cache status being a small cache status, and perform the memory operation request via a giant cache coherence process responsive to the cache status being a small cache status. Other embodiments are described and claimed.Type: GrantFiled: August 7, 2017Date of Patent: May 25, 2021Assignee: INTEL CORPORATIONInventors: Rajesh Sankaran, Ishwar Agarwal, Stephen Van Doren
-
Patent number: 11017852Abstract: A method of forming a memory device includes: forming a polish stop layer over a metallization layer in an inter-metal dielectric layer; performing an etching process to form an opening in the polish stop layer, in which a sidewall of the opening extends at an acute angle relative to a top surface of the polish stop layer; forming an electrode material in the opening and over the polish stop layer; planarizing the electrode material until a top surface of the polish stop layer is exposed so as to form a bottom electrode surrounded by the polish stop layer; and forming a stack of a resistance switching layer and a top electrode over the bottom electrode.Type: GrantFiled: December 2, 2019Date of Patent: May 25, 2021Assignee: TAIWAN SEMICONDUCTOR MANUFACTURING CO., LTD.Inventors: Kuo-Chi Tu, Chu-Jie Huang, Sheng-Hung Shih, Nai-Chao Su, Wen-Ting Chu
-
Patent number: 11018130Abstract: An integrated circuit (IC) die is provided, which includes a die body; electrostatic discharge (ESD) circuitry formed in the die body; contact pads exposed on an active side of the die body; a first conductive tower formed in the die body and electrically coupling a first contact pad to the ESD circuitry. The first conductive tower comprises first, second, third, and fourth segments formed from metal layers of the die body; a first via electrically coupling the first segment to the second segment; a second via electrically coupling the first segment to the third segment; a third via electrically coupling the second segment to the fourth segment; and a fourth via electrically coupling the third segment to the fourth segment, the second segment electrically parallel with the third segment. The IC die further comprises at least a first data line disposed between the first, second, third, and fourth segments.Type: GrantFiled: September 17, 2019Date of Patent: May 25, 2021Assignee: XILINX, INC.Inventor: Mohammed Fakhruddin
-
Patent number: 11011580Abstract: According to one embodiment, a memory device includes a first interconnect group, a second interconnect group, and a memory cell. In the first interconnect group, first interconnects are stacked. The first interconnect group includes first regions in which the first interconnects are formed along a first direction, and a second region in which first contact plugs are formed on the first interconnects. In the second region, the first interconnect group includes a step portion. Heights of adjacent terraces of the step portion are different from each other by the two or more first interconnects.Type: GrantFiled: June 21, 2018Date of Patent: May 18, 2021Assignee: Toshiba Memory CorporationInventor: Kenichi Murooka
-
Patent number: 10991700Abstract: A method of forming a semiconductor device comprises forming a patterned masking material comprising parallel structures and parallel trenches extending at a first angle from about 30° to about 75° relative to a lateral direction. A mask is provided over the patterned masking material and comprises additional parallel structures and parallel apertures extending at a second, different angle from about 0° to about 90° relative to the lateral direction. The patterned masking material is further patterned using the mask to form a patterned masking structure comprising elongate structures separated by the parallel trenches and additional parallel trenches. Exposed portions of a hard mask material underlying the patterned masking structure are subjected to ARDE to form a patterned hard mask material. Exposed portions of a semiconductive material underlying the patterned hard mask material are removed to form semiconductive pillar structures. Semiconductor devices and electronic systems are also described.Type: GrantFiled: February 18, 2020Date of Patent: April 27, 2021Assignee: Micron Technology, Inc.Inventors: Song Guo, Sanh D. Tang, Vlad Temchenko, Shivani Srivastava
-
Patent number: 10991675Abstract: A method to construct a 3D system, the method including: providing a base wafer; and then transferring a first memory wafer on top of the base wafer; and then thinning the first memory wafer; and then transferring a second memory wafer on top of the first memory wafer; and then thinning the second memory wafer; and transferring a memory control on top of the second memory wafer; and then thinning the memory control, where the first memory wafer includes a cut-layer, and where the thinning of the first memory wafer includes using the cut-layer to control the thickness of the first memory wafer.Type: GrantFiled: September 19, 2017Date of Patent: April 27, 2021Assignee: Monolithic 3D Inc.Inventors: Zvi Or-Bach, Jin-Woo Han, Brian Cronquist
-
Patent number: 10978460Abstract: Semiconductor structures are provided. A semiconductor structure includes a memory cell and a logic cell. The memory cell includes a latch circuit formed by two cross-coupled inverters, and a pass-gate transistor coupling an output of the latch circuit to a bit line. A first source/drain region of the pass-gate transistor is electrically connected to the bit line through a first contact over the first source/drain region and a first via over the first contact. The logic cell includes a transistor. A second source/drain region of the transistor is electrically connected to a local interconnect line through a second contact over the second source/drain region and a second via over the second contact. The first and second vias are the same height. The interconnect line and the bit line are formed in the same metal layer, and the bit line is thicker than the interconnect line.Type: GrantFiled: April 15, 2019Date of Patent: April 13, 2021Assignee: TAIWAN SEMICONDUCTOR MANUFACTURING CO., LTD.Inventor: Jhon-Jhy Liaw
-
Patent number: 10964807Abstract: A 3D semiconductor device including: a first level including a single crystal layer, a plurality of first transistors and at least one metal layer, where the at least one metal layer overlays the single crystal layer and includes interconnects between the first transistors forming control circuits; a second level overlaying the at least one metal layer, the second level including a plurality of second transistors; a third level overlaying the second level, the third level including a plurality of third transistors; and polysilicon pillars, where the second level includes a plurality of first memory cells, the first memory cells each including at least one of the second transistors, where the third level includes a plurality of second memory cells, the second memory cells each including at least one of the third transistors, where at least one of the second memory cells is at least partially atop of the control circuits.Type: GrantFiled: December 19, 2018Date of Patent: March 30, 2021Assignee: Monolithic 3D Inc.Inventor: Zvi Or-Bach
-
Patent number: 10964389Abstract: A cell structure is disclosed. The cell structure includes a first unit comprising a first group of transistors and a first data latch, a second unit comprising a second group of transistors and a second data latch a read port unit comprising a plurality of p-type transistors, a search line and a complementary search line, the search line and the complementary search line function as input of the cell structure, and a master line, the master line functions as an output of the cell structure, the first unit is coupled to the second unit, both the first and the second units are coupled to the read port unit. According to some embodiments, the first data latch comprises a first and a second p-type transistors, a first and a second n-type transistors.Type: GrantFiled: June 24, 2020Date of Patent: March 30, 2021Assignee: Taiwan Semiconductor Manufacturing Co., Ltd.Inventors: Hidehiro Fujiwara, Hung-Jen Liao, Hsien-Yu Pan, Chih-Yu Lin, Yen-Huei Chen, Chien-Chen Lin
-
Patent number: 10950277Abstract: An integrated circuit including a signal line layout is disclosed. A signal line layout may include a number of signal lines configured for conveying a number of signals. The signal line layout may further include a number of shield lines. Each signal line of the number of signal lines may be positioned adjacent a first shield line and a second shield line of the number of the shield lines. Further, first shield line may extend a length of an adjacent signal line and the second shield line may extend less than a length of the adjacent signal line. An electronic system including circuitry having one or more signal line layouts, and methods of forming signal line layout are also described.Type: GrantFiled: October 18, 2019Date of Patent: March 16, 2021Assignee: Micron Technology, Inc.Inventors: Wataru Nobehara, Takamitsu Onda
-
Patent number: 10943622Abstract: An example apparatus includes: a control chip; a plurality of memory chips stacked on the control chip, the plurality of memory chips including first and second memory chips; and a plurality of via conductors connected between the plurality of memory chips and the control chip. Each of the first and second memory chips is divided into a plurality of channels including a first channel. The plurality of via conductors include a first via conductor electrically connected between the first channel in the first memory chip and the control chip, and a second via conductor electrically connected between the first channel in the second memory chip and the control chip. The first and second memory chips substantially simultaneously output read data read from the first channel to the first and second via conductors, respectively.Type: GrantFiled: September 14, 2020Date of Patent: March 9, 2021Assignee: Micron Technology, Inc.Inventor: Seiji Narui
-
Patent number: 10923191Abstract: A 3D microelectronic device is provided with several superimposed layers of components, with an upper layer including one or several memory cells having a SRAM structure and provided with a rear biasing electrode. The biasing of the rear biasing electrode is modified to switch the memory cells from a ROM operating mode to a SRAM operating mode.Type: GrantFiled: July 12, 2019Date of Patent: February 16, 2021Assignee: COMMISSARIAT A L'ENERGIE ATOMIQUE ET AUX ENERGIES ALTERNATIVESInventors: David Coriat, Adam Makosiej
-
Patent number: 10916274Abstract: A power management integrated circuit includes first pads, second pads, a third pad, and a fourth pad that are configured to be connected with an external device, a regulation block that receives first voltages from the first pads, converts the first voltages to second voltages, and outputs the second voltages to the second pads, a communication block that receives a command through the third pad and outputs an internal information request received together with the command responsive to the command, and a logic block that controls an operation of the regulation block, receives the internal information request from the communication block, and outputs internal state information to the fourth pad based on the internal information request.Type: GrantFiled: December 31, 2019Date of Patent: February 9, 2021Inventors: Jong-Geon Lee, Kyudong Lee, Jinseong Yun
-
Patent number: 10916296Abstract: The present disclosure provides a semiconductor structure and a method of fabricating the same, the semiconductor structure being a dual port static random access memory cell, the memory cell comprising a plurality of transistors, the plurality of transistors including a first pull-down transistor and a second pull-down transistor, the first pull-down transistor includes a plurality of first pull-down sub-transistors connected in parallel, the second pull-down transistor includes a plurality of second pull-down sub-transistors connected in parallel, plurality of gates of the plurality of first pull-down sub-transistors are parallel to each other, plurality of gates of the plurality of second pull-down sub-transistors are parallel to each other.Type: GrantFiled: November 14, 2019Date of Patent: February 9, 2021Inventor: Xiaojun Zhou
-
Patent number: 10910255Abstract: Some embodiments include a memory array having a first set of lines extending along a first direction, and a second set of lines over the first set of lines and extending along a second direction. Lines of the second set cross lines of the first set at cross-point locations. Memory structures are within the cross-point locations. Each memory structure includes a top electrode material, a bottom electrode material and a programmable material. Rails of insulative material extend parallel to the lines of the second set and alternate with the lines of the second set along the first direction. The programmable material has first regions within the memory structures and second regions over the rails of insulative material. A planarized surface extends across the lines of the second set and across the second regions of the programmable material. Some embodiments include methods of forming memory arrays.Type: GrantFiled: February 12, 2020Date of Patent: February 2, 2021Assignee: Micron Technology, Inc.Inventor: Scott E. Sills
-
Patent number: 10912011Abstract: Method, base station and user equipment for transceiving system information (SI). A minimum SI message is transmitted, in which the minimum SI message comprises information regarding transmission of at least one additional SI message. The at least one additional SI message is transmitted according to the information in the minimum SI message. The minimum SI message comprises an indicator for indicating the transmission of the at least one additional SI message. The indicator further indicates that the at least one additional SI message are periodically broadcasted.Type: GrantFiled: September 27, 2017Date of Patent: February 2, 2021Assignee: Telefonaktiebolaget LM Ericsson (publ)Inventors: Jinhua Liu, Rui Fan, Pål Frenger
-
Patent number: 10902913Abstract: The semiconductor device of the present disclosure includes a plurality of first selection lines provided in a first region, extending in a first direction, and aligned in a second direction; a plurality of second selection lines provided in a second region having a portion that overlaps a portion of the first region, extending in the second direction, and aligned in the first direction; a plurality of third selection lines provided in a third region having a portion that overlaps a portion of the second region, extending in the first direction, and aligned in the second direction; a plurality of fourth selection lines provided in a fourth region having one portion that overlaps a portion of the first region and having another portion that overlaps a portion of the third region, extending in the second direction, and aligned in the first direction; a first coupling part, a first coupling part, a first coupling part, and a first coupling part coupled, respectively, to the plurality of first selection lines, thType: GrantFiled: April 5, 2018Date of Patent: January 26, 2021Assignee: SONY SEMICONDUCTOR SOLUTIONS CORPORATIONInventor: Haruhiko Terada
-
Patent number: 10892254Abstract: Use of gallium nitride (GaN) semiconductor material for power devices is challenging due to low yield caused by high defect density on the wafer. Device layout on the wafer, chip probing, and device packaging increase the yield of large area power devices. Device dies containing a plurality of lower-power sub-devices are used to achieve high power ratings, by connecting only functional sub-devices together in the package, while being tolerant of defective sub-devices by selectively excluding the defective sub-devices. The packages and methods are particularly relevant to GaN power switching devices such as high electron mobility transistors (GaN HEMT).Type: GrantFiled: May 11, 2019Date of Patent: January 12, 2021Inventors: Zhanming Li, Guanhou Luo, Yue Fu, Wai Tung Ng, Yan-Fei Liu
-
Patent number: 10884480Abstract: A technique to provide power management for multiple dice. The technique provides for determining for each respective die of the multiple dice, power consumption for operating each respective die; and generating a respective analog current from each respective die that corresponds to the power consumption of each respective die. The technique further provides for driving each respective analog current onto a common node that results in a cumulative analog current; and utilizing the cumulative analog current at the common node to indicate total power consumption of the dice.Type: GrantFiled: August 22, 2019Date of Patent: January 5, 2021Assignee: MICRON TECHNOLOGY, INC.Inventors: Jonathan S. Parry, Stephen L. Miller, Liang Yu
-
Patent number: 10885953Abstract: A data buffer comprises data storage circuitry; input circuitry to input data to be stored by the data storage circuitry at a first operating voltage; output circuitry to output stored data from the data storage circuitry at a second operating voltage different to the first operating voltage; and control circuitry to control an operating voltage of the data storage circuitry to be substantially the first operating voltage during a data input operation by the input circuitry and to be substantially the second operating voltage during a data output operation by the output circuitry.Type: GrantFiled: November 30, 2016Date of Patent: January 5, 2021Assignee: ARM LimitedInventors: James Edward Myers, David Walter Flynn
-
Patent number: RE48930Abstract: A three-dimensional (3D) flash memory includes a first dummy word line disposed between a ground select line and a lowermost main word line, and a second dummy word line of different word line configuration disposed between a string select line and an upper most main word line.Type: GrantFiled: October 31, 2019Date of Patent: February 15, 2022Assignee: Samsung Electronics Co., Ltd.Inventors: Sang-Wan Nam, Kitae Park