Making Conductivity Modulation Device (e.g., Unijunction Transistor, Double Base Diode, Conductivity-modulated Transistor, Etc.) Patents (Class 438/141)
-
Patent number: 8232579Abstract: A semiconductor device has a first semiconductor layer of a first conductivity type and a second semiconductor layer of a second conductivity type complementary to the first conductivity type arranged in or on the first semiconductor layer. Further, the semiconductor device has a region of the first conductivity type arranged in the second semiconductor layer. A first electrode contacts the region of the first conductivity type and the second semiconductor layer. A first trench extends into the first semiconductor layer, and a voltage dependent short circuit diverter structure includes electrically conductive material arranged in the first trench and coupled to the first electrode and a highly-doped diverter region of the second conductivity type.Type: GrantFiled: March 11, 2009Date of Patent: July 31, 2012Assignee: Infineon Technologies Austria AGInventors: Franz Hirler, Frank Dieter Pfirsch
-
Patent number: 8222587Abstract: Provided are an image sensor and a method for manufacturing the same. The image sensor comprises a readout circuitry, an interconnection, an image sensing device, a first conductive-type ion implantation layer, and a via plug. The readout circuitry is formed in a first substrate. The interconnection is formed over the first substrate. The interconnection is electrically connected to the readout circuitry. Then image sensing device is formed over the interconnection. The image sensing device comprises a first conductive-type conductive layer and a second conductive-type conductive layer. The first conductive-type ion implantation layer is formed in a portion of the second conductive-type conductive layer of the image sensing device. The via plug penetrates through the first conductive-type ion implantation layer and the first conductive-type conductive layer to electrically connect the first conductive-type conductive layer to the interconnection.Type: GrantFiled: December 11, 2009Date of Patent: July 17, 2012Assignee: Dongbu Hitek Co., Ltd.Inventor: Hee Sung Shim
-
Patent number: 8143112Abstract: Techniques for fabricating metal devices, such as vertical light-emitting diode (VLED) devices, power devices, laser diodes, and vertical cavity surface emitting laser devices, are provided. Devices produced accordingly may benefit from greater yields and enhanced performance over conventional metal devices, such as higher brightness of the light-emitting diode and increased thermal conductivity. Moreover, the invention discloses techniques in the fabrication arts that are applicable to GaN-based electronic devices in cases where there is a high heat dissipation rate of the metal devices that have an original non- (or low) thermally conductive and/or non- (or low) electrically conductive carrier substrate that has been removed.Type: GrantFiled: January 29, 2010Date of Patent: March 27, 2012Assignee: Semileds Optoelectronics Co., Ltd.Inventors: Trung Tri Doan, Chuong Anh Tran, Chen-Fu Chu, Chao-Chen Cheng, Jiunn-Yi Chu, Wen-Huang Liu, Hao-Chun Cheng, Feng-Hsu Fan, Jui-Kang Yen
-
Patent number: 8133768Abstract: The present invention provides a method of manufacturing an electronic apparatus, such as a lighting device having light emitting diodes (LEDs) or a power generating device having photovoltaic diodes. The exemplary method includes depositing a first conductive medium within a plurality of channels of a base to form a plurality of first conductors; depositing within the plurality of channels a plurality of semiconductor substrate particles suspended in a carrier medium; forming an ohmic contact between each semiconductor substrate particle and a first conductor; converting the semiconductor substrate particles into a plurality of semiconductor diodes; depositing a second conductive medium to form a plurality of second conductors coupled to the plurality of semiconductor diodes; and depositing or attaching a plurality of lenses suspended in a first polymer over the plurality of diodes. In various embodiments, the depositing, forming, coupling and converting steps are performed by or through a printing process.Type: GrantFiled: September 15, 2009Date of Patent: March 13, 2012Assignees: NthDegree Technologies Worldwide Inc, The United States of America as represented by the Unites States National Aeronautics and Space AdministrationInventors: William Johnstone Ray, Mark D. Lowenthal, Neil O. Shotton, Richard A. Blanchard, Mark Allan Lewandowski, Kirk A. Fuller, Donald Odell Frazier
-
Patent number: 8093621Abstract: In one embodiment, a power transistor device comprises a substrate that forms a PN junction with an overlying buffer layer. The power transistor device further includes a first region, a drift region that adjoins a top surface of the buffer layer, and a body region. The body region separates the first region from the drift region. First and second dielectric regions respectively adjoin opposing lateral sidewall portions of the drift region. The dielectric regions extend in a vertical direction from at least just beneath the body region down at least into the buffer layer. First and second field plates are respectively disposed in the first and second dielectric regions. A trench gate that controls forward conduction is disposed above the dielectric region adjacent to and insulated from the body region.Type: GrantFiled: December 23, 2008Date of Patent: January 10, 2012Assignee: Power Integrations, Inc.Inventors: Vijay Parthasarathy, Sujit Banerjee
-
Patent number: 8084304Abstract: A method for preventing gate oxide damage of a trench MOSFET during wafer processing while adding an ESD protection module atop the trench MOSFET includes fabricate numerous trench MOSFETs on a wafer; add a Si3N4 isolation layer, capable of preventing the LTO patterning process from damaging the gate oxide, atop the wafer; add numerous ESD protection modules atop the Si3N4 isolation layer.Type: GrantFiled: May 29, 2010Date of Patent: December 27, 2011Assignee: Alpha & Omega Semiconductor, Inc.Inventors: Mengyu Pan, Zengyi He, Kaiyu Chen
-
Patent number: 8075325Abstract: An electrical connector assembly that detaches and mates in wet or contaminated environments is disclosed. The electrical connector assembly is configured for displacing and draining water and other contaminants from contact pins and surrounding surfaces during the connection process. As the electrical connector assembly is mated, water and other containments are removed from the contact pins and the surfaces surrounding the contact pins. This prevents contact pins from electrically shorting with other contact pins as a result of undesired current flow through the water collected on the surface.Type: GrantFiled: November 2, 2010Date of Patent: December 13, 2011Assignee: Standard Cable USA, Inc.Inventors: Selvin Kao, Philip Carlo J. DeGuzman
-
Patent number: 8058111Abstract: An integrated circuit arrangement includes a pin photodiode and a highly doped connection region of a bipolar transistor. A production method produces an intermediate region of the pin diode with a large depth and without auto-doping in a central region.Type: GrantFiled: January 9, 2009Date of Patent: November 15, 2011Assignee: Infineon Technologies AGInventors: Gernot Langguth, Karlheinz Mueller, Holger Wille
-
Patent number: 8053808Abstract: A semiconductor power device supported on a semiconductor substrate includes a plurality of transistor cells each having a source and a drain with a gate to control an electric current transmitted between the source and the drain. The semiconductor further includes a source metal connected to the source region, and a gate metal configured as a metal stripe surrounding a peripheral region of the substrate connected to a gate pad wherein the gate metal and the gate pad are separated from the source metal by a metal gap. The semiconductor power device further includes an ESD protection circuit includes a plurality of doped polysilicon regions of opposite conductivity types constituting ESD diodes extending across the metal gap and connected between the gate metal and the source metal on the peripheral region of the substrate.Type: GrantFiled: May 21, 2007Date of Patent: November 8, 2011Assignee: Alpha & Omega Semiconductor, Ltd.Inventors: Yi Su, Anup Bhalla, Daniel Ng, Wei Wang, Ji Pan
-
Patent number: 8048753Abstract: Shallow trench isolation silicon-on-insulator (SOI) devices are formed with improved charge protection. Embodiments include an SOI film diode and a P+ substrate junction as a charging protection device. Embodiments also include a conductive path from the SOI transistor drain, through a conductive contact, a metal line, a second conductive contact, an SOI diode, isolated from the transistor, a third conductive contact, a second conductive line, and a fourth conductive contact to a P+-doped substrate contact in the bulk silicon layer of the SOI substrate.Type: GrantFiled: June 12, 2009Date of Patent: November 1, 2011Assignee: Globalfoundries Inc.Inventors: Jingrong Zhou, David Wu, James F. Buller
-
Patent number: 8039324Abstract: An image sensor includes a semiconductor substrate, a photodiode formed in the semiconductor substrate, a first impurity region formed in the semiconductor substrate spaced from the photodiode, a second impurity region formed in the semiconductor substrate spaced from the first impurity region, a first gate formed over the semiconductor substrate between the photodiode and the first impurity region, a second gate formed over the semiconductor substrate between the first impurity region and the second impurity region, a spacer formed over the fourth impurity region and a first sidewall of the second gate, and an insulating film formed over the photodiode, the first gate, the first impurity region and a second sidewall and a portion of the uppermost surface of the second gate.Type: GrantFiled: October 26, 2008Date of Patent: October 18, 2011Assignee: Dongbu HiTek Co., Ltd.Inventor: Hee-Sung Shim
-
Patent number: 8022412Abstract: An epitaxial structure having a low defect density includes: a base layer; a first epitaxial layer having a plurality of concentrated defect groups, and an epitaxial surface that has a plurality of first recesses corresponding in position to the concentrated defect groups, the sizes of the first recesses being close to each other; and a plurality of defect-termination blocks respectively and filling the first recesses and having polished surfaces. The defect-termination blocks are made of a material which is different in removal rate from that of the first epitaxial layer.Type: GrantFiled: January 15, 2010Date of Patent: September 20, 2011Assignee: National Chung-Hsien UniversityInventors: Dong-Sing Wuu, Ray-Hua Horng, Shih-Ting Chen, Tshung-Han Tsai, Hsueh-Wei Wu
-
Patent number: 7999285Abstract: An insulated gate bipolar transistor according to an embodiment includes a first conductive type collector ion implantation area in a substrate; a second conductive type buffer layer, including a first segment buffer layer and a second segment buffer layer, on the first conductive collector ion implantation area; a first conductive type base area on the second conductive type buffer layer; a gate on the substrate at a side of the first conductive type base area; a second conductive type emitter ion implantation area in the first conductive type base area; an insulating layer on the gate; an emitter electrode electrically connected to the second conductive type emitter ion implantation area; and a collector electrode electrically connected to the first conductive collector ion implantation area.Type: GrantFiled: August 28, 2008Date of Patent: August 16, 2011Assignee: Dongby Hitek Co., Ltd.Inventor: Sang Yong Lee
-
Patent number: 7985615Abstract: The present invention relates to embodiments of TPV cell structures based on carbon nanotube and nanowire materials. One embodiment according to the present invention is a p-n junction carbon nanotube/nanowire TPV cell, which is formed by p-n junction wires. A second embodiment according to the present invention is a carbon nanotube/nanowire used as a p-type (or n-type), and using bulk material as the other complementary type to a form p-n junction TPV cell. A third embodiment according to the present invention uses a controllable Schottky barrier height between a one-dimensional nanowire and a metal contact to form the built-in potential of the TPV cells.Type: GrantFiled: November 20, 2006Date of Patent: July 26, 2011Assignee: The Regents of the University of CaliforniaInventors: Fei Liu, Ma Siguang, Kang L. Wang
-
Patent number: 7977178Abstract: A semiconductor device includes a buried insulator layer formed on a bulk substrate; a first type semiconductor material formed on the buried insulator layer, and corresponding to a body region of a field effect transistor (FET); a second type of semiconductor material formed over the buried insulator layer, adjacent opposing sides of the body region, and corresponding to source and drain regions of the FET; the second type of semiconductor material having a different bandgap than the first type of semiconductor material; wherein a source side p/n junction of the FET is located substantially within whichever of the first and the second type of semiconductor material having a lower bandgap, and a drain side p/n junction of the FET is located substantially entirely within whichever of the first and the second type of semiconductor material having a higher bandgap.Type: GrantFiled: March 2, 2009Date of Patent: July 12, 2011Assignee: International Business Machines CorporationInventors: Seong-Dong Kim, Zhijiong Lou, Huilong Zhu
-
Patent number: 7977705Abstract: In one embodiment, the invention provides substrates that are structured so that devices fabricated in a top layer thereof have properties similar to the same devices fabricated in a standard high resistivity substrate. Substrates of the invention include a support having a standard resistivity, a semiconductor layer arranged on the support substrate having a high-resistivity, preferably greater than about 1000 Ohms-cm, an insulating layer arranged on the high-resistivity layer, and a top layer arranged on the insulating layer. The invention also provides methods for manufacturing such substrates.Type: GrantFiled: May 21, 2009Date of Patent: July 12, 2011Assignee: S.O.I.Tec Silicon on Insulator TechnologiesInventors: Bich-Yen Nguyen, Carlos Mazure
-
Publication number: 20110111564Abstract: The present invention is a method and an apparatus for optical modulation, for example for use in optical communications links. In one embodiment, an apparatus for optical modulation includes a first silicon layer having one or more trenches formed therein, a dielectric layer lining the first silicon layer, and a second silicon layer disposed on the dielectric layer and filling the trenches.Type: ApplicationFiled: January 12, 2011Publication date: May 12, 2011Inventors: YURII A VLASOV, Fengnian Xia
-
Patent number: 7939414Abstract: Methods for forming a bipolar junction transistor device are described herein. A method for forming the bipolar junction transistor device may include doping a first portion of a substrate with a first dopant to form a base pick-up region, and after doping the first portion of the substrate, doping a second portion of the substrate with a second dopant to form at least one emitter region. A bipolar junction transistor device may include a floating collector, in which case the bipolar junction transistor device may be operated as a diode for improved emitter current.Type: GrantFiled: October 4, 2010Date of Patent: May 10, 2011Assignee: Marvell International Ltd.Inventors: Pantas Sutardja, Albert Wu, Chien-Chuan Wei, Runzi Chang, Winston Lee, Peter Lee
-
Patent number: 7928438Abstract: After an amorphous semiconductor thin film is crystallized by utilizing a catalyst element, the catalyst element is removed by performing a heat treatment in an atmosphere containing a halogen element. A resulting crystalline semiconductor thin film exhibits {110} orientation. Since individual crystal grains have approximately equal orientation, the crystalline semiconductor thin film has substantially no grain boundaries and has such crystallinity as to be considered a single crystal or considered so substantially.Type: GrantFiled: November 19, 2007Date of Patent: April 19, 2011Assignee: Semiconductor Energy Laboratory Co., Ltd.Inventors: Shunpei Yamazaki, Hisashi Ohtani, Toru Mitsuki, Akiharu Miyanaga, Yasushi Ogata
-
Patent number: 7919776Abstract: A high frequency diode comprising: a P type region, an N type region, and an I layer as a high resistivity layer interposed between the P type region and the N type region, wherein the I layer is made of a silicon wafer that has a carbon concentration of 5×1015 to 5×1017 atoms/cm3, interstitial oxygen concentration of 6.5×1017 to 13.5×1017 atoms/cm3, and a resistivity of 100 ?cm or more.Type: GrantFiled: January 30, 2007Date of Patent: April 5, 2011Assignee: Sumco CorporationInventor: Kazunari Kurita
-
Patent number: 7915097Abstract: This publication concerns electronics modules comprising at least one first material zone formed of first material which can be structurally transformed by means of electric interaction in order to increase its conductivity at least locally, the first material having a first transformation threshold, and at least one second material zone in the vicinity of the first material zone. According to the invention, the second material zone is formed from second material, which can also be structurally transformed in order to increase its conductivity, the second material having a second transformation threshold, which is lower than the transformation threshold of the first material zone. With the aid of the invention, post-processing electrical programmability and non-volatility of printable memories can be achieved.Type: GrantFiled: June 6, 2008Date of Patent: March 29, 2011Assignee: Valtion Teknillinen TutkimuskeskusInventors: Tomi Mattila, Ari Alastalo, Mark Allen, Heikki Seppä
-
Patent number: 7910407Abstract: A non-volatile memory device includes a first electrode, a diode steering element, at least three resistivity switching storage elements, and a second electrode. The diode steering element electrically contacts the first electrode and the at least three resistivity switching storage elements. The second electrode electrically contacts only one of the at least three resistivity switching storage elements.Type: GrantFiled: December 19, 2008Date of Patent: March 22, 2011Assignee: SanDisk 3D LLCInventor: Roy E. Scheuerlein
-
Patent number: 7910983Abstract: A MOS transistor having an increased gate-drain capacitance is described. One embodiment provides a drift zone of a first conduction type. At least one transistor cell has a body zone, a source zone separated from the drift zone by the body zone, and a gate electrode, which is arranged adjacent to the body zone and which is dielectrically insulated from the body zone by a gate dielectric. At least one compensation zone of the first conduction type is arranged in the drift zone. At least one feedback electrode is arranged at a distance from the body zone, which is dielectrically insulated from the drift zone by a feedback dielectric and which is electrically conductively connected to the gate electrode.Type: GrantFiled: September 30, 2008Date of Patent: March 22, 2011Assignee: Infineon Technologies Austria AGInventors: Armin Willmeroth, Michael Treu
-
Patent number: 7902569Abstract: Some disclosed interband tunneling diodes comprise a plurality of substantially coherently strained layers including layers selected from a group consisting of silicon, germanium, and alloys of silicon and germanium, wherein at least one of said substantially coherently strained layers is tensile strained. Some disclosed resonant interband tunneling diodes comprise a plurality of substantially coherently strained layers including layers selected from a group consisting of silicon, germanium, and alloys of silicon and germanium, wherein at least one of said substantially coherently strained layers defines a barrier to non-resonant tunnel current. Some disclosed interband tunneling diodes comprise a plurality of substantially coherently strained layers, wherein at least one of said substantially coherently strained layers is tensile strained.Type: GrantFiled: July 17, 2008Date of Patent: March 8, 2011Assignees: The Ohio State University Research Foundation, The United States of America as represented by the Secretary of the NavyInventors: Niu Jin, Paul R. Berger, Philip E. Thompson
-
Patent number: 7893434Abstract: A high frequency diode comprising: a P type region, an N type region, and an I layer as a high resistivity layer interposed between the P type region and the N type region, wherein the I layer is made of a silicon wafer that has a carbon concentration of 5×1015 to 5×1017 atoms/cm3, interstitial oxygen concentration of 6.5×1017 to 13.5×1017 atoms/cm3, and a resistivity of 100 ?cm or more.Type: GrantFiled: December 3, 2008Date of Patent: February 22, 2011Assignee: Sumco CorporationInventor: Kazunari Kurita
-
Patent number: 7846785Abstract: In some aspects, a method of forming a memory cell is provided that includes (1) forming a first conductor above a substrate; (2) forming a diode above the first conductor; (3) forming a reversible resistance-switching element above the first conductor using a selective deposition process; and (4) forming a second conductor above the diode and the reversible resistance-switching element. Numerous other aspects are provided.Type: GrantFiled: June 29, 2007Date of Patent: December 7, 2010Assignee: SanDisk 3D LLCInventors: April Schricker, Brad Herner, Michael W. Konevecki
-
Patent number: 7824619Abstract: The present invention relates to a molecular sensor for detecting the presence of a target analyte comprising a nitro-containing explosive molecule, the sensor comprising: a support substrate; a pair of electrodes comprising (i) a first electrode and (ii) a second electrode, wherein at least one of (i) and (ii) is at the substrate; an electron donor (ED) molecule capable of forming an electron donor-acceptor (EDA) complex with the nitro-containing explosive molecule; and wherein the ED molecule is disposed between the electrodes and is attached to each electrode by an alligator clip comprising a pendant group, thereby forming a nanojunction between the electrodes; a detection means operably connected to the pair of electrodes, the detection means capable of detecting a change in the electrical resistance or in the capacitance of the sensor when the ED molecule forms an EDA complex with the explosive molecule, the sensor thereby detecting the presence of the explosive molecule.Type: GrantFiled: June 7, 2005Date of Patent: November 2, 2010Inventor: Ari Aviram
-
Patent number: 7781277Abstract: An integrated circuit includes NMOS and PMOS transistors. The NMOS has a strained channel having first and second stress values along first and second axes respectively. The PMOS has a strained channel having third and fourth stress values along the first and second axes. The first value stress differs from the third value and the second value differs from the fourth value. The NMOS and PMOS have a common length (L) and effective width (W), but differ in length of diffusion (SA) and/or width of source/drain (WS). The NMOS WS may exceed the PMOS WS. The NMOS may include multiple dielectric structures in the active layer underlying the gate. The SA of the PMOS may be less than the SA of the NMOS. The integrated circuit may include a tensile stressor of silicon nitride over the NMOS and a compressive stressor of silicon nitride over the PMOS.Type: GrantFiled: May 12, 2006Date of Patent: August 24, 2010Assignee: Freescale Semiconductor, Inc.Inventors: Bich-Yen Nguyen, Voon-Yew Thean
-
Patent number: 7772592Abstract: After an amorphous semiconductor thin film is crystallized by utilizing a catalyst element, the catalyst element is removed by performing a heat treatment in an atmosphere containing a halogen element. A resulting crystalline semiconductor thin film exhibits {110} orientation. Since individual crystal grains have approximately equal orientation, the crystalline semiconductor thin film has substantially no grain boundaries and has such crystallinity as to be considered a single crystal or considered so substantially.Type: GrantFiled: November 19, 2007Date of Patent: August 10, 2010Assignee: Semiconductor Energy Laboratory Co., Ltd.Inventors: Shunpei Yamazaki, Hisashi Ohtani, Toru Mitsuki, Akiharu Miyanaga, Yasushi Ogata
-
Patent number: 7750709Abstract: One embodiment of the present invention provides a system that biases a floating node within an integrated circuit. During operation, the system first identifies the floating node within the integrated circuit to be biased. The system then determines a desired bias voltage. Next, the system couples a low-power bias source to the floating node to supply the desired bias voltage, wherein the floating node is biased without stopping data transmission through the floating node during biasing.Type: GrantFiled: January 5, 2007Date of Patent: July 6, 2010Assignee: Oracle America, Inc.Inventors: Justin M. Schauer, Robert D. Hopkins
-
Patent number: 7739636Abstract: Design structure embodied in a machine readable medium for designing, manufacturing, or testing a design. The design structure includes active circuitry on a substrate, a bond pad carried by the substrate, and a shielding structure disposed between the substrate and the bond pad. The shielding structure includes a plurality of electrically characterized devices configured to reduce noise transmission from the active circuitry to the bond pad.Type: GrantFiled: October 23, 2007Date of Patent: June 15, 2010Assignee: International Business Machines CorporationInventors: David S. Collins, Mete Erturk, Edward J. Gordon, Robert Groves, Robert M. Rassel
-
Patent number: 7687322Abstract: Techniques for fabricating metal devices, such as vertical light-emitting diode (VLED) devices, power devices, laser diodes, and vertical cavity surface emitting laser devices, are provided. Devices produced accordingly may benefit from greater yields and enhanced performance over conventional metal devices, such as higher brightness of the light-emitting diode and increased thermal conductivity. Moreover, the invention discloses techniques in the fabrication arts that are applicable to GaN-based electronic devices in cases where there is a high heat dissipation rate of the metal devices that have an original non- (or low) thermally conductive and/or non- (or low) electrically conductive carrier substrate that has been removed.Type: GrantFiled: October 11, 2006Date of Patent: March 30, 2010Assignee: SemiLEDs Optoelectronics Co., Ltd.Inventors: Trung Tri Doan, Chuong Anh Tran, Chen-Fu Chu, Chao-Chen Cheng, Jiunn-Yi Chu, Wen-Huang Liu, Hao-Chun Cheng, Feng-Hsu Fan, Jui-Kang Yen
-
Patent number: 7687323Abstract: The method is disclosed as applied to roughening the light-emitting surface of an LED wafer for reduction of the internal total reflection of the light generated. A masking film of silver is first deposited on the surface of a wafer to be diced into LED chips. Then the masking film is heated to cause its coagulation into discrete particles. Then, using the silver particles as a mask, the wafer surface is dry etched to create pits therein. The deposition of silver on the wafer surface and its thermal coagulation into particles may be either successive or concurrent.Type: GrantFiled: April 16, 2008Date of Patent: March 30, 2010Assignee: Sanken Electric Co., Ltd.Inventors: Tetsuji Matsuo, Mikio Tazima, Takashi Kato
-
Patent number: 7638430Abstract: The present invention relates to a method of forming contact plugs of a semiconductor device. According to the method, a first insulating layer is formed over a semiconductor substrate in which a cell region and a peri region are defined and a first contact plug is formed in the peri region. The first insulating layer is etched using an etch process, thus forming contact holes through which junctions are exposed in the cell region and the first contact plug is exposed in the peri region. Second contact plugs are formed in the contact holes. The second contact plug formed within the contact hole of the peri region are removed using an etch process. A spacer is formed on sidewalls of the contact holes. Third contact plugs are formed within the contact holes.Type: GrantFiled: June 27, 2008Date of Patent: December 29, 2009Assignee: Hynix Semiconductor Inc.Inventor: Jae Heon Kim
-
Patent number: 7612431Abstract: Embodiments of the present invention include a method of manufacturing a trench transistor. The method includes forming a substrate of a first conductivity type and implanting a dopant of a second conductivity type, forming a body region of the substrate. The method further includes forming a trench in the body region and depositing an insulating layer in the trench and over the body region wherein the insulating layer lines the trench. The method further includes filling the trench with polysilicon forming a top surface of the trench and forming a diode in the body region wherein a portion of the diode is lower than the top surface of the trench.Type: GrantFiled: January 17, 2008Date of Patent: November 3, 2009Assignee: Vishay-SiliconixInventors: Qufei Chen, Robert Xu, Kyle Terrill, Deva Pattanayak
-
Patent number: 7585705Abstract: A method and device structure are disclosed for preventing gate oxide damage of a trench MOSFET during wafer processing while adding an ESD protection module atop the trench MOSFET. The ESD protection module has a low temperature oxide (LTO) bottom layer whose patterning process is found to cause the gate oxide damage. The method includes: a) Fabricate numerous trench MOSFETs on a wafer. b) Add a Si3N4 isolation layer, capable of preventing the LTO patterning process from damaging the gate oxide, atop the wafer. c) Add numerous ESD protection modules atop the Si3N4 isolation layer. d) Remove those portions of the Si3N4 isolation layer that are not beneath the ESD protection modules. In one embodiment, hydrofluoric acid is used as a first etchant for patterning the LTO while hot phosphoric acid is used as a second etchant for removing portions of the Si3N4 isolation layer.Type: GrantFiled: November 29, 2007Date of Patent: September 8, 2009Assignee: Alpha & Omega Semiconductor, Inc.Inventors: Mengyu Pan, Zengyi He, Kaiyu Chen
-
Patent number: 7582515Abstract: Embodiments of the present invention generally relate to solar cells and methods and apparatuses for forming the same. More particularly, embodiments of the present invention relate to thin film multi-junction solar cells and methods and apparatuses for forming the same.Type: GrantFiled: February 6, 2007Date of Patent: September 1, 2009Assignee: Applied Materials, Inc.Inventors: Soo-Young Choi, Yong-Kee Chae, Shuran Sheng
-
Publication number: 20090195289Abstract: Process variation-tolerant diodes and diode-connected thin film transistors (TFTs), printed or patterned structures (e.g., circuitry) containing such diodes and TFTs, methods of making the same, and applications of the same for identification tags and sensors are disclosed. A patterned structure comprising a complementary pair of diodes or diode-connected TFTs in series can stabilize the threshold voltage (Vt) of a diode manufactured using printing or laser writing techniques. The present invention advantageously utilizes the separation between the Vt of an NMOS TFT (Vtn) and the Vt of a PMOS TFT (Vtp) to establish and/or improve stability of a forward voltage drop across a printed or laser-written diode. Further applications of the present invention relate to reference voltage generators, voltage clamp circuits, methods of controlling voltages on related or differential signal transmission lines, and RFID and EAS tags and sensors.Type: ApplicationFiled: April 15, 2009Publication date: August 6, 2009Inventors: Vivek SUBRAMANIAN, Patrick Smith
-
Patent number: 7569432Abstract: A method of manufacturing an LED of high reflectivity includes forming a substrate; depositing an n-type GaN layer on the substrate; depositing an active layer on a first portion of the n-type GaN layer; attaching an n-type metal electrode to a second portion of the n-type GaN layer; depositing a p-type GaN layer on the active layer; forming a metal reflector on the p-type GaN layer; attaching a p-type metal electrode to the metal reflector; and attaching the p-type metal electrode and the n-type metal electrode to an epitaxial layer respectively. The metal reflector includes a transparent layer, an Ag layer, and an Au layer. The transparent layer and the Ag layer are formed by annealing in a furnace, and the Au layer is subsequently coated on the Ag layer.Type: GrantFiled: January 14, 2008Date of Patent: August 4, 2009Assignee: Chang Gung UniversityInventors: Liann-Be Chang, Shiue-Ching Chiuan, Kuo-Ling Chiang
-
Patent number: 7569693Abstract: Provided are mono- and diimide naphthalene compounds for use in the fabrication of various device structures. In some embodiments, the naphthalene core of these compounds are mono-, di-, or tetra-substituted with cyano group(s) or other electron-withdrawing substituents or moieties. Such mono- and diimide naphthalene compounds also can be optionally N-substituted.Type: GrantFiled: June 12, 2007Date of Patent: August 4, 2009Assignee: Northwestern UniversityInventors: Tobin J. Marks, Michael R. Wasielewski, Antonio Facchetti, Brooks A. Jones
-
Patent number: 7547587Abstract: A laminated structure having light-emitting units is formed on a single-crystal wafer. Electrode patterns are formed on the single-crystal wafer opposite the light-emitting units. Dummy patterns are formed on the single-crystal wafer at a location spaced apart from a location opposite the light-emitting units, and offset from a desired cleavage line intersecting the light-emitting units. A scratch is formed on the desired cleavage line. The wafer is cleaved, originating on the scratch, along the cleavage line orientation, in the direction from the dummy pattern, toward the light-emitting units.Type: GrantFiled: March 21, 2008Date of Patent: June 16, 2009Assignee: Mitsubishi Electric CorporationInventors: Hitoshi Nakamura, Hajime Abe, Noriaki Ishio
-
Patent number: 7544545Abstract: Embodiments of the present invention include a method of manufacturing a trench polysilicon diode. The method includes forming a N?(P?) type epitaxial region on a N+(P+) type substrate and forming a trench in the N?(P?) type epitaxial region. The method further includes forming a insulating layer in the trench and filling the trench with polysilicon forming a top surface of the trench. The method further includes forming P+(N+) type doped polysilicon region and N+(P+) type doped polysilicon region in the trench and forming a diode in the trench wherein a portion of the diode is lower than the top surface of the trench.Type: GrantFiled: December 28, 2005Date of Patent: June 9, 2009Assignee: Vishay-SiliconixInventors: Qufei Chen, Robert Xu, Kyle Terrill, Deva Pattanayak
-
Patent number: 7528017Abstract: Process variation-tolerant diodes and diode-connected thin film transistors (TFTs), printed or patterned structures (e.g., circuitry) containing such diodes and TFTs, methods of making the same, and applications of the same for identification tags and sensors are disclosed. A patterned structure comprising a complementary pair of diodes or diode-connected TFTs in series can stabilize the threshold voltage (Vt) of a diode manufactured using printing or laser writing techniques. The present invention advantageously utilizes the separation between the Vt of an NMOS TFT (Vtn) and the Vt of a PMOS TFT (Vtp) to establish and/or improve stability of a forward voltage drop across a printed or laser-written diode. Further applications of the present invention relate to reference voltage generators, voltage clamp circuits, methods of controlling voltages on related or differential signal transmission lines, and RFID and EAS tags and sensors.Type: GrantFiled: September 15, 2006Date of Patent: May 5, 2009Assignee: Kovio, Inc.Inventors: Vivek Subramanian, Patrick Smith
-
Patent number: 7494850Abstract: Disclosed are embodiments of a structure that comprises a first device, having multiple FETs, and a second device, having at least one FET. Sections of a first portion of a semiconductor layer below the first device are doped and contacted to form back gates. A second portion of the semiconductor layer below the second device remains un-doped and un-contacted and, thus, functions as an insulator. Despite the performance degradation of the first device due to back gate capacitance, the back gates result in a net gain for devices such as, SRAM cells, which require precise Vt control. Contrarily, despite marginal Vt control in the second device due to the absence of back gates, the lack of capacitance loading and the added insulation result in a net gain for high performance devices such as, logic circuits.Type: GrantFiled: February 15, 2006Date of Patent: February 24, 2009Assignee: International Business Machines CorporationInventors: Brent A. Anderson, Andres Bryant, William F. Clark, Jr., Edward J. Nowak
-
Patent number: 7470569Abstract: A method for manufacturing and grading OLED devices comprising the steps of: a) manufacturing OLED devices having a plurality of pixels with inherent pixel brightnesses and uniformity variation; b) measuring inherent pixel brightnesses and uniformity variation performance for each of the OLED devices; c) grading each of the OLED devices based on their inherent performance; d) selling OLED devices graded as acceptable without correction of inherent performance; e) correcting pixel brightness and uniformity variation performance for at least some of the OLED devices graded as not acceptable to render them acceptable; and f) selling OLED devices having pixel brightness and uniformity performance correction.Type: GrantFiled: March 29, 2005Date of Patent: December 30, 2008Assignee: Eastman Kodak CompanyInventor: Ronald S. Cok
-
Publication number: 20080315260Abstract: An open-base semiconductor diode device has an emitter, base, and collector layers. The layers are configured and doped such that the device has an IV characteristic with: i. a punchthrough region beginning at a voltage Vpt with positive resistance, followed by, and ii. an avalanche region including a positive resistance stage beginning with conductivity modulation at Vcrit and Icrit and having a resistance Rcrit, iii. wherein the values of Vcrit, Icrit and Rcrit are set according to the layer configuration and doping. The device may have a double-base structure, and the width of a lower-doped base region may be minimised such that current density Jcrit at which the conductivity modulation occurs due to avalanche is increased. In one example, the device comprises a N-N+ or a P-P+ double-emitter. Thickness of N? or P? layers may be minimised such that the current-carrying capability is maximised and the doping of this layer does not affect the current-carrying capability of the device.Type: ApplicationFiled: March 22, 2006Publication date: December 25, 2008Inventor: Russell Duane
-
Publication number: 20080286907Abstract: A method for making a zinc oxide semiconductor layer for a thin film transistor using solution processing at low temperatures is disclosed. The method comprises making a solution comprising a zinc salt and a complexing agent; applying the solution to a substrate; and heating the solution to form a semiconductor layer on the substrate. A thin film transistor using this zinc oxide semiconductor layer has good mobility and on/off ratio.Type: ApplicationFiled: May 16, 2007Publication date: November 20, 2008Inventors: Yuning Li, Beng S. Ong
-
Patent number: 7442974Abstract: An image sensor with a plurality of photodiodes that each have a first region constructed from a first type of material and a second region constructed from a second type of material. Located adjacent to the first region and between second regions of adjacent photodiodes is a barrier region. The photodiodes are reversed biased to create depletion regions within the first regions. The barrier region limits the lateral growth of the depletions regions and inhibits depletion merger between adjacent photodiodes.Type: GrantFiled: January 31, 2007Date of Patent: October 28, 2008Inventor: Hiok Nam Tay
-
Publication number: 20080258268Abstract: Disclosed are embodiments of an improved deep trench capacitor structure and memory device that incorporates this deep trench capacitor structure. The deep trench capacitor and memory device embodiments are formed on a semiconductor-on-insulator (SOI) wafer such that the insulator layer remains intact during subsequent deep trench etch processes and, optionally, such that the deep trench of the deep trench capacitor has different shapes and sizes at different depths. By forming the deep trench with different shapes and sizes at different depths the capacitance of the capacitor can be selectively varied and the resistance of the buried conductive strap which connects the capacitor to a transistor in a memory device can be reduced.Type: ApplicationFiled: April 18, 2007Publication date: October 23, 2008Applicant: INTERNATIONAL BUSINESS MACHINES CORPORATIONInventor: Kangguo Cheng
-
Publication number: 20080197360Abstract: A diode structure having a reduced on-resistance in the forward-biased condition includes semiconductor layers, preferably of silicon carbide. The anode and cathode of the device are located on the same side of the bottom semiconductor layer, providing lateral conduction across the diode body. The anode is positioned on a semiconductor mesa, and the sides of the mesa are covered with a nonconductive spacer extending from the anode to the bottom layer. An ohmic contact, preferably a metal silicide, covers the surface of the bottom layer between the spacer material and the cathode. The conductive path extends from anode to cathode through the body of the mesa and across the bottom semiconductor layer, including the ohmic contact. The method of forming the diode includes reacting layers of silicon and metal on the appropriate regions of the diode to form an ohmic contact of metal silicide.Type: ApplicationFiled: February 16, 2007Publication date: August 21, 2008Applicant: Cree, Inc.Inventors: Saptharishi Sriram, Thomas J. Smith, Helmut Hagleitner