Having Common Active Region (i.e., Integrated Injection Logic (i2l), Etc.) Patents (Class 438/323)
-
Patent number: 8987098Abstract: The technology relates to a damascene word line for a three dimensional array of nonvolatile memory cells. Partly oxidized lines of material such as silicon are made over a plurality of stacked nonvolatile memory structures. Word line trenches are made in the partly oxidized lines, by removing the unoxidized lines from the intermediate parts of the partly oxidized lines, leaving the plurality of oxidized lines at the outer parts of the plurality of partly oxidized lines. Word lines are made in the word line trenches over the plurality of stacked nonvolatile memory structures.Type: GrantFiled: June 19, 2012Date of Patent: March 24, 2015Assignee: Macronix International Co., Ltd.Inventors: Shih-Hung Chen, Yen-Hao Shih, Hang-Ting Lue
-
Patent number: 8940576Abstract: The present invention provides practical methods for n-type doping of graphene, either during graphene synthesis or following the formation of graphene. Some variations provide a method of n-type doping of graphene, comprising introducing a phosphorus-containing dopant fluid to a surface of graphene, under effective conditions to dope the graphene with phosphorus atoms or with phosphorus-containing molecules or fragments. It has been found that substitutional doping with phosphine can effectively modulate the electrical properties of graphene, such as graphene supported on Si or SiC substrates. Graphene sheet resistances well below 200 ohm/sq, and sheet carrier concentrations above 5×1013 cm?2, have been observed experimentally for n-doped graphene produced by the disclosed methods. This invention provides n-doped graphene for various electronic-device applications.Type: GrantFiled: September 22, 2011Date of Patent: January 27, 2015Assignee: HRL Laboratories, LLCInventors: Steven S. Bui, Jeong-Sun Moon
-
Patent number: 8860139Abstract: In an aspect of the present invention, an ESD (Electrostatic Discharge) protection element includes a bipolar transistor comprising a collector diffusion layer connected with a first terminal and an emitter diffusion layer; and current control resistances provided for a plurality of current paths from a second terminal to the collector diffusion layer through the emitter diffusion layer, respectively. The bipolar transistor further includes a base diffusion region connected with the second terminal through a first resistance which is different from the current control resistances.Type: GrantFiled: March 11, 2010Date of Patent: October 14, 2014Assignee: Renesas Electronics CorporationInventor: Kouichi Sawahata
-
Publication number: 20140211347Abstract: A structure is designed with an external terminal (100) and a reference terminal (102). A first transistor (106) is formed on a substrate. The first transistor has a current path coupled between the external terminal and the reference terminal. A second transistor (118) has a current path coupled between the external terminal and the substrate. A third transistor (120) has a current path coupled between the substrate and the reference terminal.Type: ApplicationFiled: January 28, 2013Publication date: July 31, 2014Applicant: Texas Instruments IncorporatedInventors: Robert Steinhoff, Jonathan Brodsky, Thomas A. Vrotsos
-
Patent number: 8703570Abstract: A method of fabricating a substrate includes forming spaced first features and spaced second features over a substrate. The first and second features alternate with one another and are spaced relative one another. Width of the spaced second features is laterally trimmed to a greater degree than any lateral trimming of width of the spaced first features while laterally trimming width of the spaced second features. After laterally trimming of the second features, spacers are formed on sidewalls of the spaced first features and on sidewalls of the spaced second features. The spacers are of some different composition from that of the spaced first features and from that of the spaced second features. After forming the spacers, the spaced first features and the spaced second features are removed from the substrate. The substrate is processed through a mask pattern comprising the spacers. Other embodiments are disclosed.Type: GrantFiled: July 30, 2012Date of Patent: April 22, 2014Assignee: Micron Technology, Inc.Inventors: Scott Sills, Gurtej S. Sandhu, Anton deVilliers
-
Patent number: 8603884Abstract: A method of fabricating a substrate includes forming first and second spaced features over a substrate. The first spaced features have elevationally outermost regions which are different in composition from elevationally outermost regions of the second spaced features. The first and second spaced features alternate with one another. Every other first feature is removed from the substrate and pairs of immediately adjacent second features are formed which alternate with individual of remaining of the first features. After such act of removing, the substrate is processed through a mask pattern comprising the pairs of immediately adjacent second features which alternate with individual of the remaining of the first features. Other embodiments are disclosed.Type: GrantFiled: August 28, 2012Date of Patent: December 10, 2013Assignee: Micron Technology, Inc.Inventors: Scott Sills, Gurtej S. Sandhu, Anton deVilliers
-
Patent number: 8603885Abstract: Bipolar transistors with tailored response curves, as well as fabrication methods for bipolar transistors and design structures for BiCMOS integrated circuits. The bipolar transistor includes a first section of a collector region implanted with a first dopant concentration and a second section of the collector region implanted with a second dopant concentration that is higher than the first dopant concentration. A first emitter is formed in vertical alignment with the first section of the collector region. A second emitter is formed in vertical alignment with the second section of the collector region.Type: GrantFiled: January 4, 2011Date of Patent: December 10, 2013Assignee: International Business Machines CorporationInventors: Ramana M. Malladi, Kim M. Newton
-
Patent number: 8551818Abstract: A method of manufacturing an electronic device includes the steps of: forming a sacrifice layer made of at least one of an alkali metal oxide and an alkali earth metal oxide in a part of a first substrate; forming a supporting layer covering the sacrifice layer; forming an electronic device on the sacrifice layer with the supporting layer in between; exposing at least a part of a side face of the sacrifice layer by removing a part of the supporting layer; forming a support body between the electronic device and the supporting layer, and a surface of the first substrate; removing the sacrifice layer; breaking the support body and transferring the electronic device onto a second substrate by bringing the electronic device into close contact with an adhesion layer provided on a surface of the second substrate; removing a fragment of the support body belonging to the electronic device; removing at least an exposed region in the adhesion layer not covered with the electronic device; and forming a fixing layer on aType: GrantFiled: February 1, 2010Date of Patent: October 8, 2013Assignee: Sony CorporationInventor: Masanobu Tanaka
-
Patent number: 8283234Abstract: An array is formed by a plurality of cells, wherein each cell is formed by a bipolar junction selection transistor having a first, a second, and a control region. The cell includes a common region, forming the second regions of the selection transistors, and a plurality of shared control regions overlying the common region. Each shared control region forms the control regions of a plurality of adjacent selection transistors and accommodates the first regions of the plurality of adjacent selection transistors as well as contact portions of the shared control region. Blocks of adjacent selection transistors of the plurality of selection transistors share a contact portion and the first regions of a block of adjacent selection transistors are arranged along the shared control region between two contact portions.Type: GrantFiled: January 20, 2011Date of Patent: October 9, 2012Assignee: Intel CorporationInventors: Agostino Pirovano, Fabio Pellizzer
-
Patent number: 8273634Abstract: A method of fabricating a substrate includes forming first and second spaced features over a substrate. The first spaced features have elevationally outermost regions which are different in composition from elevationally outermost regions of the second spaced features. The first and second spaced features alternate with one another. Every other first feature is removed from the substrate and pairs of immediately adjacent second features are formed which alternate with individual of remaining of the first features. After such act of removing, the substrate is processed through a mask pattern comprising the pairs of immediately adjacent second features which alternate with individual of the remaining of the first features. Other embodiments are disclosed.Type: GrantFiled: December 4, 2008Date of Patent: September 25, 2012Assignee: Micron Technology, Inc.Inventors: Scott Sills, Gurtej S. Sandhu, Anton deVilliers
-
Patent number: 8247302Abstract: A method of fabricating a substrate includes forming spaced first features and spaced second features over a substrate. The first and second features alternate with one another and are spaced relative one another. Width of the spaced second features is laterally trimmed to a greater degree than any lateral trimming of width of the spaced first features while laterally trimming width of the spaced second features. After laterally trimming of the second features, spacers are formed on sidewalls of the spaced first features and on sidewalls of the spaced second features. The spacers are of some different composition from that of the spaced first features and from that of the spaced second features. After forming the spacers, the spaced first features and the spaced second features are removed from the substrate. The substrate is processed through a mask pattern comprising the spacers. Other embodiments are disclosed.Type: GrantFiled: December 4, 2008Date of Patent: August 21, 2012Assignee: Micron Technology, Inc.Inventors: Scott Sills, Gurtej S. Sandhu, Anton deVilliers
-
Patent number: 7977787Abstract: A semiconductor device manufacturing apparatus is provided with a drawing pattern printing part having a print head which injects a conductive solvent, an insulative solvent and an interface treatment solution. The print head is formed in such a way that desired circuit drawing pattern can be printed on a wafer based on information on the drawing pattern from a wafer testing part, information on the wafer from a storage part and coordinate information from a chip coordinate recognition part. In a semiconductor device manufacturing method according to the present invention, a semiconductor device is manufactured by using the semiconductor device manufacturing apparatus in such a manner that desired circuits are formed through printing process. In the semiconductor device, pad electrodes and so on are formed in such a way that trimming process can be conducted by printing circuit drawing patterns.Type: GrantFiled: December 11, 2008Date of Patent: July 12, 2011Assignee: Mitsubishi Denki Kabushiki KaishaInventors: Kazuhiro Shimizu, Hajime Akiyama, Naoki Yasuda
-
Patent number: 7354779Abstract: Methods for applying topographically compensated film in a semiconductor wafer fabrication process are disclosed. The processes include premapping a surface of a wafer so as to determine the local topography (e.g., z-height) of the wafer and then applying a variable depth of a film to the wafer, such that the variable depth is modulated based on the local topography of the wafer. The resultant topography of the applied film and wafer is substantially planar (e.g., within approximately 100 nm) across the wafer.Type: GrantFiled: March 10, 2006Date of Patent: April 8, 2008Assignee: International Business Machines CorporationInventors: Colin J. Brodsky, Scott J. Bukofsky, Allen H. Gabor
-
Patent number: 7271070Abstract: The invention relates to a method for producing integrable semiconductor components, especially transistors or logic gates, using a p-doped semiconductor substrate. First of all, a mask is applied to the semiconductor substrate in order to define a window that is delimited by a peripheral edge. An n-doped trough is then produced in the semiconductor substrate by means of ion implantation using an energy that is sufficient for ensuring that a p-doped inner area remains on the surface of the semiconductor substrate. The edge area of the n-doped trough extends as far as the surface of the semiconductor substrate. The other n-doped and/or p-doped areas that make up the structure of the transistor or logic gate are then inserted into the p-doped inner area of the semiconductor substrate. The inventive method is advantageous in that it no longer comprises expensive epitaxy and insulation processes. In an n-doped semiconductor substrate, all of the implanted ions are replaced by the complementary species; i.e.Type: GrantFiled: August 13, 1999Date of Patent: September 18, 2007Inventors: Hartmut Grutzediek, Joachim Scheerer
-
Patent number: 7144775Abstract: The present invention is an electronic memory cell and a method for the cell's fabrication comprising a first transistor configured to be coupled to a bit line. The first transistor has an essentially zero voltage drop when activated and is configured to control an operation of the memory cell. A second transistor is configured to operate as a memory transistor and is coupled to the first transistor. The second transistor is further configured to be programmable with a voltage about equal to a voltage on the bit line.Type: GrantFiled: May 18, 2004Date of Patent: December 5, 2006Assignee: Atmel CorporationInventors: Muhammad I. Chaudhry, Damian A. Carver
-
Patent number: 7101750Abstract: A semiconductor device for an integrated injection logic cell having a pnp bipolar transistor structure formed on a semiconductor substrate, wherein at least one layer of insulating films formed on a base region of the pnp bipolar transistor structure is comprised of a silicon nitride film. The semiconductor device of the present invention is advantageous in that the silicon nitride film constituting at least one layer of the insulating films formed on the base region of the pnp bipolar transistor prevents an occurrence of contamination on the surface of the base region, so that both the properties of the pnp bipolar transistor and the operation of the IIL cell can be stabilized. Further, by the process of the present invention, the above-mentioned excellent semiconductor device can be produced.Type: GrantFiled: September 27, 2004Date of Patent: September 5, 2006Assignee: Sony CorporationInventor: Hirokazu Ejiri
-
Patent number: 7001806Abstract: A semiconductor structure comprises a buried first semiconductor layer of a first doping type, a second semiconductor layer of the first doping type on the buried semiconductor layer, which is less doped than the buried first semiconductor layer, a semiconductor area of a second doping type on the second semiconductor layer, so that a pn junction is formed between the semiconductor area and the second semiconductor layer, and a recess present below the semiconductor area in the buried first semiconductor layer, which comprises a semiconductor material of the first doping type, which can be less doped than the buried first semiconductor layer and has a larger distance to the semiconductor area of the second doping type on the second semiconductor layer, such that the breakdown voltage across the pn junction is higher than if the recess were not provided.Type: GrantFiled: February 17, 2004Date of Patent: February 21, 2006Assignee: Infineon Technologies AGInventors: Armin Tilke, Wolfgang Klein
-
Patent number: 6828206Abstract: In a method for fabricating a semiconductor device, a silicide material is formed at least on the surface of an area to be silicided. Then, a first RTA (Rapid Thermal Annealing) process is performed to form a first-reacted silicide region. Next, a supplemental silicon layer is formed over the entire surface; and a second RTA process is performed to form a second-reacted suicide region.Type: GrantFiled: September 17, 1999Date of Patent: December 7, 2004Assignee: Oki Electric Industry Co., Ltd.Inventor: Jun Kanamori
-
Patent number: 6828205Abstract: A method for using an isotropic wet etching process chemical process for trimming semiconductor feature sizes with improved critical dimension control including providing a hard mask overlying a substrate included in a semiconductor wafer said hard mask patterned for masking a portion of the substrate for forming a semiconductor feature according to an anisotropic plasma etching process; isotropically wet etching the hard mask to reduce a dimension of the hard mask prior to carrying out the anisotropic plasma etching process; and, anisotropically plasma etching a portion of the substrate not covered by the hard mask to form the semiconductor feature.Type: GrantFiled: February 7, 2002Date of Patent: December 7, 2004Assignee: Taiwan Semiconductor Manufacturing Co., LtdInventors: Ming-Huan Tsai, Ming-Jie Huang, Huan-Just Lin, Hun-Jan Tao
-
Patent number: 6815302Abstract: The present invention provides a method of manufacturing a bipolar transistor. The method may comprise forming a collector in a semiconductor wafer substrate, forming a base in the collector, implanting an oxide region within said collector and over the base, and forming an emitter over the substrate such that the oxide region is located between the emitter and the base.Type: GrantFiled: December 21, 2001Date of Patent: November 9, 2004Assignee: Agere Systems Inc.Inventors: Alan Sangone Chen, Yih-Feng Chyan, Chung Wai Leung, Yi Ma, William John Nagy
-
Patent number: 6797577Abstract: A method is disclosed for the improvement of BiCMOS or CMOS manufactured device performance, specifically bipolar junction transistor performance, in a cost effective manner. The method provides for fewer masking operations during bipolar junction transistor formation, in a CMOS flow process, yet also provides for the bipolar junction transistor to be optimized.Type: GrantFiled: September 13, 2002Date of Patent: September 28, 2004Assignee: Texas Instruments IncorporatedInventors: Frank Scott Johnson, Jerold A. Seitchik, John Soji
-
Patent number: 6596600Abstract: A logic circuit is formed of an I2L cell structure in which a difference of switching speeds at every collectors in a multi-collector structure is small. In a semiconductor device in which an integrated injection logic cell including a constant current source transistor and a switch transistor is formed on a common semiconductor substrate, a first semiconductor layer (13) doped with a first conductivity type impurity and a second semiconductor layer (19) doped with a second conductivity impurity are electrically isolated from each other on a semiconductor substrate. A plurality of collector electrodes of the switch transistor and a plurality of collector regions (20) based on diffusion of impurity are formed by the second semiconductor layer (19). The first semiconductor layer (13) includes a base electrode deriving portion, and a direct contact portion which directly contacts with the semiconductor substrate between a plurality of collector regions (20).Type: GrantFiled: October 30, 1998Date of Patent: July 22, 2003Assignee: Sony CorporationInventor: Takayuki Gomi
-
Patent number: 6593628Abstract: The invention relates to an essentially discrete semiconductor device comprising a semiconductor body (10) having a first, preferably bipolar, transistor (T1) with a first region (1) forming a collector (1) of T1, and a second, preferably also bipolar, transistor (T2) with a second region (2) forming a collector (2) of T2, which transistors (T1, T2) are in a cascode configuration wherein the collector (1) of T1is connected to the emitter (4) of T2. Such a device cannot suitably be used in a base station for mobile communication. According to the invention, the first region (1) and the second region (2) are positioned next to each other within a semiconductor region (5), a part of which situated below the first region (1) is provided with a higher doping concentration at the location of T1. In this way, T1 has a low collector-emitter breakdown voltage and a high cutoff frequency, whereas for T2 said voltage and frequency are, respectively, high(er) and low(er).Type: GrantFiled: March 28, 2001Date of Patent: July 15, 2003Assignee: Koninklijke Philips Electronics N.V.Inventors: Ronald Dekker, Henricus Godefridus Rafael Maas, Jan Willem Slotboom, Freerk Van Rijs
-
Patent number: 6573146Abstract: A complementary bipolar transistor having a lateral npn bipolar transistor, a vertical and a lateral pnp bipolar transistor, an integrated injection logic, a diffusion capacitor, a polysilicon capacitor and polysilicon resistors are disclosed. The lateral pnp bipolar transistor has an emitter region and a collector region which includes high-density regions and low-density regions, and the emitter region is formed in an n type tub region. In the integrated injection logic circuit, collector regions are surrounded by a high-density p type region, and low-density p type regions are formed under the collector regions. The diffusion capacitor and the polysilicon capacitor are formed in one substrate. The diffusion regions except the regions formed by diffusing the impurities in the polysilicon resistors into the epitaxial layer are formed before forming the polysilicon resistors, and polysilicon electrodes are formed along with the polysilicon resistors.Type: GrantFiled: October 16, 2001Date of Patent: June 3, 2003Assignee: Samsung Electronics Co., Ltd.Inventors: Jong-Hwan Kim, Tae-Hoon Kwon, Cheol-Joong Kim, Suk-Kyun Lee
-
Publication number: 20030049910Abstract: A monotonic dynamic-static pseudo-NMOS logic circuit comprises a dynamic logic circuit having a clock input and having an output configured to be pre-charged high when a low clock signal is provided to the clock input; and a static logic circuit having a clock bar input and having an output configured to be precharged low when a high value of the complement of the clock signal is provided to the clock bar input. A logic gate array comprises a plurality of vertical ultrathin transistors coupled together.Type: ApplicationFiled: October 29, 2002Publication date: March 13, 2003Inventor: Leonard Forbes
-
Publication number: 20020132436Abstract: A method for operating an electrically erasable programmable read only memory (EEPROM) array includes providing an array including a multiplicity of memory cells, wherein each memory cell is connected to a word line and to two bit lines, selecting one of the memory cells, and erasing a bit of the selected memory cell while applying an inhibit word line voltage to a gate of an unselected memory cell. An EEPROM array is also described, the array including a multiplicity of NROM memory cells, wherein each memory cell is connected to a word line and to two bit lines, and wherein each NROM cell is individually erasable and individually programmable without significantly disturbing unselected cells.Type: ApplicationFiled: January 18, 2001Publication date: September 19, 2002Inventors: Ron Eliyahu, Eduardo Maayan, Ilan Bloom, Boaz Eitan
-
Patent number: 6423603Abstract: A transistor array including a plurality of transistors. Each transistor includes an emitter. An emitter region contact overlies each emitter region. At least one base region underlies each emitter region and is common to a plurality of transistors in the array. At least one base contact overlies the at least one base region and is associated with each transistor. A plurality of the base contacts are common to at least two transistors in the array. At least one collector reach through is associated with each transistor. A collector reach through contact overlies each collector reach through. A buried layer subcollector region of electrically conducting material electrically connects the collector reach through region to the collector pedestal region of each transistor.Type: GrantFiled: August 6, 2001Date of Patent: July 23, 2002Assignee: International Business Machines CorporationInventors: Robert A. Groves, Dale K. Jadus, Dominique L. Nguyen-Ngoc, Keith M. Walter
-
Publication number: 20020094654Abstract: Disclosed are a method for forming a base layer by epitaxial growth technology of a heterojunction bipolar device and a structure of the bipolar device manufactured by the method.Type: ApplicationFiled: January 17, 2001Publication date: July 18, 2002Inventors: Tae-Hyeon Han, Byung Ryul Ryum, Soo-Min Lee, Deok-Ho Cho
-
Patent number: 6344384Abstract: A method of production of a semiconductor device able to be miniaturized by preventing the decline of the hfe at a low current caused by an increase of a surface recombination current of a bipolar transistor and forming the external base region by self-alignment with respect to emitter polycrystalline silicon in the BiCMOS process. An intrinsic base region of a first semiconductor element is formed, an insulating film having an opening at an emitter formation region of part of the intrinsic base region is formed, and then an emitter electrode of the first semiconductor element and a protective film are formed on an insulating film having the opening. Next, a sidewall insulating film is left on the gate electrode side portion. Simultaneously, the insulating film is removed while partially leaving the emitter region forming-use insulating film under the emitter electrode.Type: GrantFiled: May 18, 2001Date of Patent: February 5, 2002Assignee: Sony CorporationInventors: Chihiro Arai, Hiroyuki Miwa
-
Patent number: 6319800Abstract: A static memory cell is described which has cross coupled pulldown transistors and dual access transistors. The memory cell is fabricated such that balanced current paths are formed through the two pulldown transistors. A single word line is used to activate the access transistors which couple the memory cell to complementary bit lines. The memory cells, as viewed in a plan view, have the single word line and gates of the pulldown transistors fabricated in parallel.Type: GrantFiled: August 15, 2000Date of Patent: November 20, 2001Assignee: Micron Technology, Inc.Inventor: Monte Manning
-
Patent number: 6268638Abstract: An integrated circuit has primary devices and redundant devices being selective substituted for the primary devices through at least one fuse. The fuse includes a first layer having at least one fuse link region, a second layer over the first layer and cavities in the second layer above the fuse link region.Type: GrantFiled: February 26, 1999Date of Patent: July 31, 2001Assignee: International Business Machines CorporationInventors: Axel C. Brintzinger, Edward W. Kiewra, Chandrasekhar Narayan, Carl J. Radens
-
Patent number: 6232193Abstract: An integrated injection logic device is provided in which each collector of an I2L gate is isolated by a field oxide (“FOX”), or by other suitable isolation such as, for example, an isolation trench. The connection of the base to the collectors, between the base contact region and the bottom of the collectors, is made underneath the field oxide using a buried p type layer (TN3 in the Figures illustrating the invention). Because both silicide and heavy implant p+ implant is present at the base contact point only, the recombination current is reduced. This reduces the current loss when compared to the current loss of the known device. Additionally, current gain is also improved by placing a deep base implant close to the emitter of the upside own NPN transistor in the integrated logic device. The area of the base and the area of the collectors is decoupled, i.e.Type: GrantFiled: August 15, 2000Date of Patent: May 15, 2001Assignee: Philips Electronics North America CorporaitonInventors: Chun-Yu Chen, Gilles Marcel Ferru, Serge Bardy
-
Patent number: 6228722Abstract: A method of fabricating a self-aligned metal silicide. Two neighboring gates are formed on a substrate, and each of the gates comprises a cap layer thereon. Source/drain regions are formed in the substrate. The source/drain regions comprise a common source/drain region between these two gates. A metal suicide layer is formed on the source/drain region. A first insulation layer is formed to cover the source/drain regions. The cap layer is removed, followed by a pre-amorphous implantation process. A metal silicide layer is formed on the gate. A passivation is formed to protect the metal silicide layer on the gate. A second insulation layer is formed to cover the passivation layer and the first insulation layer. The second and the first insulation layers are patterned to form a contact window to expose the common source/drain region.Type: GrantFiled: April 16, 1999Date of Patent: May 8, 2001Assignee: United Microelectronics Corp.Inventor: Chin-Yu Lu
-
Patent number: 5976940Abstract: In a semiconductor device comprising a first bipolar transistor and a second bipolar transistor having different voltages formed on a semiconductor substrate made by forming an epitaxial layer on a silicon substrate, in an upper part of the silicon substrate the first bipolar transistor has an N.sup.+ -type first embedded diffusion layer having an impurity concentration higher than that of the epitaxial layer and the second bipolar transistor has an N-type second embedded diffusion layer having a lower impurity concentration and a deeper diffusion layer depth than the first embedded diffusion layer, whereby a high speed bipolar transistor and a high voltage bipolar transistor are formed on the same substrate.Type: GrantFiled: December 10, 1996Date of Patent: November 2, 1999Assignee: Sony CorporationInventors: Takayuki Gomi, Hiroaki Ammo
-
Patent number: 5866461Abstract: A bipolar power transistor and a low voltage bipolar transistor are combined in an emitter switching or a semibridge configuration in an integrated structure. In a version with non-isolated components, the components of the structure are totally or partially superimposed on each other, partly in a first epitaxial layer and partly in a second epitaxial layer, and the low voltage bipolar transistor is situated above the emitter region of the bipolar power transistor which is thus a completely buried active structure. In a version with isolated components, there are two P+ regions in an N- epitaxial layer. The first P+ region constitutes the power transistor base and encloses the N+ emitter region of the power transistor. The second P+ region encloses two N+ regions and one P+ region, constituting the collector, emitter, and base regions respectively of the low voltage transistor.Type: GrantFiled: February 18, 1997Date of Patent: February 2, 1999Assignees: STMicroelectronics s.r.l., Consorzio Per La Ricerca Sulla Microelettronica Nel MezzogiornoInventors: Santo Puzzolo, Raffaele Zambrano, Mario Paparo