Abstract: Disclosed is a manufacturing method of semiconductor device which can simplify the manufacturing procedures for transistors with different gate insulation film thickness in the same substrate. According to the present invention, a manufacturing method for semiconductor device having NMOS and PMOS transistors with gate insulation films of different thickness from each other, is formed by the following processes. First, a semiconductor substrate in which a low voltage NMOS transistor region, a high voltage NMOS transistor region, a low voltage PMOS transistor region, and a high voltage PMOS transistor region are defined by isolation films, is provided. Next, a N well is formed in the low and high voltage PMOS transistor regions and threshold voltage adjustment ions for high voltage PMOS transistor are then implanted into the N well.
Abstract: A method of fabricating semiconductor devices using ink-jet printing is provided to directly deposit patterned polymer films to create OLED's and other semiconductor devices. The luminescence of poly-vinylcarbazol (PVK) films, with dyes of coumarin 6 (C6), coumarin 47 (C47), and nile red was similar to that of films of the same composition deposited by spin-coating. Light emitting diodes with low turn-on voltages were also fabricated in PVK doped with C6 deposited by ink-jet printing.
Type:
Grant
Filed:
January 28, 1999
Date of Patent:
July 11, 2000
Assignee:
The Trustees of Princeton University
Inventors:
James C. Sturm, Chung Chih Wu, Duane Marcy, Thomas R. Hebner
Abstract: An integrated circuit with a passive component and an ESD device in accordance with the present invention has: a P substrate; an N+ buried layer implanted in the P substrate; a cathode coupled to the N+ buried layer with an N area formed between the cathode and the N+ buried layer; an anode coupled to the N+ buried layer with a P area formed between the anode and the N+ buried layer; and a first P+ buried layer implanted in the N+ buried layer and below the P area to form a Zener diode. In an alternative embodiment, the ESD device may be incorporated in an integrated circuit with an active component.
Abstract: An epitaxial layer with a doping of approximately 10.sup.12 atoms per cm.sup.2 is used in accordance with the resurf condition for the high-voltage circuit element in high-voltage integrated circuits of the resurf type. If the circuit comprises a zone which is provided in the epitaxial layer, which is of the same conductivity type as the substrate, and to which a high voltage is applied, the doping between this zone and the substrate must in addition be sufficiently high for preventing punch-through between the zone and the substrate. A known method of complying with these two requirements is to make the epitaxial layer very thick. It is found in practice, however, that this method is often not very well reproducible. According to the invention, the epitaxial layer is provided in the form of a high-ohmic layer which is doped from the upper side (3a) and from a buried layer (3b).
Abstract: A diode integrated on semiconductor material with BCD technology and of the type provided on a substrate having a first type of conductivity inside an isolation region having a second type of conductivity. The diode comprises also a buried anode region having a first type of conductivity and a cathode region having a second type of conductivity. The cathode region comprises an epitaxial layer located above the buried anode region and a highly doped region provided inside the epitaxial layer. The buried anode region comprises depressions opposite which is located the highly doped region with the depressions being achieved by the intersection of lateral diffusions of distinct and adjacent portions of the buried anode region.
Type:
Grant
Filed:
October 3, 1996
Date of Patent:
August 17, 1999
Assignee:
SGS-Thomson Microelectronics, 2 Via C. Olivetti
Abstract: Anode and cathode regions at a principal surface of a semiconductor substrate have the same characteristics as source and drain regions of a P type MOS transistor. A cathode region is superposed partially on the anode region at the principal surface of the semiconductor substrate, the cathode region having the same characteristics as source and drain regions of an N type MOS transistor. The cathode and anode regions form a Zener diode. The Zener diode may be short-circuited by a large current flow, i.e., zapping, or used as a voltage regulator.
Abstract: A process and structure are disclosed for a programmable array for use in a read-only memory comprising diode elements and shorted diode elements. The elements are connected across bit and wordlines. The invention utilizes lateral polysilicon diodes and metal silicide layer bridging the junction of pre-selected diodes to short pre-selected diode elements. Programming is accomplished by either forming the silicide layer across the junctions of pre-selected diodes or removing the silicide layer from the junctions of pre-selected diodes.
Type:
Grant
Filed:
January 13, 1998
Date of Patent:
December 8, 1998
Assignee:
International Business Machines Corporation
Inventors:
Gordon M. Babson, Allen W. Brouillette, Richard J. Evans, Robert J. Finch, Philip H. Noel, Richard J. Ross
Abstract: Mixer circuitry having a semiconductor body formed therein mixer circuitry having an oscillator having a heterojunction bipolar transistor and a mixer having a Schottky diode. The heterojunction transistor has a collector region formed in one portion of doped layer of the semiconductor body and the diode has a metal electrode is Schottky contact with another portion of such doped layer. The mixer is includes a diode and a DC biasing circuit, comprising a constant current, for biasing such diode to predetermined operating point substantially invariant with power of an input signal fed to such mixer.
Type:
Grant
Filed:
December 27, 1996
Date of Patent:
November 17, 1998
Assignee:
Raytheon Company
Inventors:
Brian J. McNamara, John P. Wendler, Kamal Tabatabaie-Alavi
Abstract: Zener diode with high stability in time and low noise for integrated circuits and provided in an epitaxial pocket insulated from the rest of a type N epitaxial layer grown on a substrate of type P semiconductor material.In said pocket are included a type N+ cathode region and a type P anode region enclosing it.The cathode region has a peripheral part surrounding a central part extending in the anode region less deeply than the peripheral part.
Abstract: A method for forming a diode for use within an integrated circuit, and a diode formed through the method. There is first provided a semiconductor substrate. There is then formed over the semiconductor substrate a dielectric layer. There is then formed upon the dielectric layer a first polysilicon layer, where the first polysilicon layer has a first dopant polarity and a first dopant concentration. There is then formed at least in part overlapping and at least in part in contact with the first polysilicon layer a second polysilicon layer. The second polysilicon layer has a second dopant polarity and a second dopant concentration, where the second dopant polarity is opposite to the first dopant polarity. A first portion of the second polysilicon layer overlapping and in contact within a first portion of the first polysilicon layer forms a junction diode.