Forming Lateral Transistor Structure Patents (Class 438/335)
-
Patent number: 7462547Abstract: A method is provided for fabricating a bipolar transistor that includes growing an epitaxial layer onto an underlaying region having a low dopant concentration and a trench isolation region defining the edges of an active region layer, implanting a portion of the epitaxial layer through a mask to define a collector region having a relatively high dopant concentration, the collector region laterally adjoining a second region of the epitaxial layer having the low dopant concentration; forming an intrinsic base layer overlying the collector region and the second region, the intrinsic base layer including an epitaxial region in conductive communication with the collector region; forming a low-capacitance region laterally separated from the collector region by the second region, the low-capacitance region including a dielectric region disposed in an undercut directly underlying the intrinsic base layer; and forming an emitter layer overlying the intrinsic base layer.Type: GrantFiled: December 4, 2006Date of Patent: December 9, 2008Assignee: International Business Machines CorporationInventors: Hiroyuki Akatsu, Rama Divakaruni, Marwan Khater, Christopher M. Schnabel, William Tonti
-
Patent number: 7446012Abstract: The present invention relates to a lateral PNP transistor and the method of manufacturing the same. The medium doping N-type base area and the light doping P? collector area were first introduced in the structure before the formation of P+ doping emitter area and the collector area. The emitter-base-collector doping profile in the lateral and the base width of LPNP were similar to NPN. The designer can optimize the doping profile and area size of each area according to the request of the current gain (Hfe), collector-base breakdown voltage (BVceo), and early voltage (VA) of LPNP transistor. These advantages may cause to reduce the area and enhance performance of the LPNP transistor.Type: GrantFiled: January 20, 2006Date of Patent: November 4, 2008Assignee: BCD Semiconductor Manufacturing LimitedInventors: Chong Ren, Xian-Feng Liu, Bin Qiu
-
Patent number: 7422952Abstract: A ballasting region is placed between the base region and the collector contact of a bipolar junction transistor to relocate a hot spot away from the collector contact of the transistor. Relocating the hot spot away from the collector contact prevents the collector contact from melting during an electrostatic discharge (ESD) pulse.Type: GrantFiled: May 3, 2007Date of Patent: September 9, 2008Assignee: National Semiconductor CorporationInventors: Vladislav Vashchenko, Peter J. Hopper, Yuri Mirgorodski
-
Patent number: 7384802Abstract: An electrostatic discharge (ESD) protection structure and a method for forming the same are provided. The structure includes a substrate having a buried layer, and a first and a second high-voltage well region on the buried layer. The first and second high-voltage well regions have opposite conductivity types and physically contact each other. The structure further includes a field region extending from the first high-voltage well region into the second high-voltage well region, a first doped region in the first high-voltage well region and physically contacting the field region, and a second doped region in the second high-voltage well region and physically contacting the field region. The first and second doped regions and the first high-voltage well region form a bipolar transistor that can protect an integrated circuit from ESD.Type: GrantFiled: May 22, 2006Date of Patent: June 10, 2008Assignee: Taiwan Semiconductor Manufacturing Company, Ltd.Inventors: Jian-Hsing Lee, Yu-Chang Jong
-
Patent number: 7271070Abstract: The invention relates to a method for producing integrable semiconductor components, especially transistors or logic gates, using a p-doped semiconductor substrate. First of all, a mask is applied to the semiconductor substrate in order to define a window that is delimited by a peripheral edge. An n-doped trough is then produced in the semiconductor substrate by means of ion implantation using an energy that is sufficient for ensuring that a p-doped inner area remains on the surface of the semiconductor substrate. The edge area of the n-doped trough extends as far as the surface of the semiconductor substrate. The other n-doped and/or p-doped areas that make up the structure of the transistor or logic gate are then inserted into the p-doped inner area of the semiconductor substrate. The inventive method is advantageous in that it no longer comprises expensive epitaxy and insulation processes. In an n-doped semiconductor substrate, all of the implanted ions are replaced by the complementary species; i.e.Type: GrantFiled: August 13, 1999Date of Patent: September 18, 2007Inventors: Hartmut Grutzediek, Joachim Scheerer
-
Patent number: 7217609Abstract: A method in the fabrication of an integrated bipolar circuit comprises the steps of: providing a p-type substrate; forming in the substrate a buried n+-type region and an n-type region above the buried n+-type region; forming field isolation areas around the n-type region; forming a PMOS gate region on the n-type region; forming a diffused n+-type contact from the upper surface of the substrate to the buried n+-type region; the contact being separated from the n-type region; forming a p-type polysilicon source on the n-type region; forming a p-type source in the n-type region; forming a p-type drain in the n-type region; and connecting the PMOS transistor structure to operate as a PNP transistor, wherein the source is connected to the gate and constitutes an emitter of the PNP transistor; the drain constitutes a collector of the PNP transistor; and the n-type region constitutes a base of the PNP transistor.Type: GrantFiled: August 13, 2004Date of Patent: May 15, 2007Assignee: Infineon Technologies AGInventors: Hans Norström, Ted Johansson
-
Patent number: 7208386Abstract: A drain-extended metal-oxide-semiconductor transistor (40) with improved robustness in breakdown characteristics is disclosed. Field oxide isolation structures (29c) are disposed between the source region (30) and drain contact regions (32a, 32b, 32c) to break the channel region of the transistor into parallel sections. The gate electrode (35) extends over the multiple channel regions, and the underlying well (26) and thus the drift region (DFT) of the transistor extends along the full channel width. Channel stop doped regions (33) underlie the field oxide isolation structures (29c), and provide conductive paths for carriers during breakdown. Parasitic bipolar conduction, and damage due to that conduction, is therefore avoided.Type: GrantFiled: August 5, 2005Date of Patent: April 24, 2007Assignee: Texas Instruments IncorporatedInventor: Sameer P. Pendharkar
-
Patent number: 7187056Abstract: A method of forming bipolar junction devices, including forming a mask to expose the total surface of the emitter region and adjoining portions of the surface of the base region. A first dielectric layer is formed over the exposed surfaces. A field plate layer is formed on the first dielectric layer juxtaposed on at least the total surface of the emitter region and adjoining portions of the surface of the base region. A portion of the field plate layer is removed to expose a first portion of the emitter surface. A second dielectric layer is formed over the field plate layer and the exposed portion of the emitter. A portion of the second dielectric layer is removed to expose the first portion of the emitter surface and adjoining portions of the field plate layer. A common contact is made to the exposed first portion of the emitter surface and the adjoining portions of the field plate layer. In another embodiment, the field plate and emitter contact are formed simultaneously.Type: GrantFiled: February 3, 2006Date of Patent: March 6, 2007Assignee: Intersil Americas, Inc.Inventors: Nicolaas W. van Vonno, Dustin Woodbury
-
Patent number: 7169660Abstract: A method for formation of openings in semiconducting devices not limited by constraints of photolithography include forming a first dielectric layer over a semiconducting substrate, depositing a polysilicon layer over the first dielectric layer, forming a second dielectric layer over the polysilicon layer, forming a third dielectric layer over the second dielectric layer, etching a dielectric window through the third dielectric layer, forming a fourth dielectric layer into the dielectric window and over the third dielectric layer, the fourth dielectric layer being of a material dissimilar to the second dielectric layer, etching the fourth dielectric layer anisotropically using an etchant with a high selectivity ratio between the fourth dielectric layer and the second dielectric layer thereby forming a spacer, and etching portions of the first and second dielectric layers and the polysilicon layer anisotropically, the portions underlying an area bounded by a periphery of the spacer thereby forming the opening.Type: GrantFiled: October 28, 2004Date of Patent: January 30, 2007Assignee: Atmel CorporationInventor: Bohumil Lojek
-
Patent number: 7141478Abstract: The present invention is generally directed to a multi-stage epi process for forming semiconductor devices, and the resulting device. In one illustrative embodiment, the method comprises forming a first layer of epitaxial silicon above a surface of a semiconducting substrate, forming a second layer of epitaxial silicon above the first layer of epitaxial silicon, forming a third layer of epitaxial silicon above the second layer of epitaxial silicon, forming a trench isolation region that extends through at least the third layer of epitaxial silicon and forming a portion of a semiconductor device above the third layer of epitaxial silicon within an area defined by the isolation region.Type: GrantFiled: January 26, 2004Date of Patent: November 28, 2006Assignee: Legerity Inc.Inventor: Chris Speyer
-
Patent number: 7098113Abstract: A power lateral PNP device is disclosed which includes an epitaxial layer; a first and second collector region embedded in the epitaxial layer; an emitter region between the first and second collector regions. Therefore slots are placed in each of the regions. Accordingly, in a first approach the standard process flow will be followed until reaching the point where contact openings and metal are to be processed. In this approach slots are etched that are preferably 5 to 6 um deep and 5 to 6 um wide. These slots are then oxidized and will be subsequently metalized. When used for making metal contacts to the buried layer or for ground the oxide is removed from the bottom of the slots by an anisotropic etch. Subsequently when these slots receive metal they will provide contacts to the buried layer where this is desired and to the substrate when a ground is desired. In a second approach the above-identified process is completed up through the slot process without processing the lateral PNPs.Type: GrantFiled: March 13, 2003Date of Patent: August 29, 2006Assignee: Micrel, Inc.Inventors: John Durbin Husher, Ronald L. Schlupp
-
Patent number: 7026221Abstract: A method of forming a semiconductor device, including forming first and second semiconductor layers of first conductivity type each disposed in a transistor forming region spaced apart from each other by a predetermined distance, so that the first semiconductor layer has a concentration higher than the second semiconductor layer; vapor-phase diffusing an impurity of second conductivity type into side faces of the second semiconductor layer which are exposed in the spaced region; embedding a non-doped semiconductor layer between the first and second semiconductor layers in the spaced region; and performing heat treatment to change the non-doped semiconductor layer into first conductivity type, a region of the vapor phase diffused side faces into the first conductivity type, and another region of the vapor phase diffused side faces into an intrinsic base region.Type: GrantFiled: January 29, 2003Date of Patent: April 11, 2006Assignee: Oki Electric Industry Co., Ltd.Inventor: Hirokazu Fujimaki
-
Patent number: 6987039Abstract: A method of forming a lateral bipolar transistor without added mask in CMOS flow including a p-substrate; patterning and n-well implants; pattern and implant pocket implants for core nMOS and MOS; pattern and implants pocket implants I/O nMOS and pMOS; sidewall deposit and etch and then source/drain pattern and implant for nMOS and pMOS. The method includes the steps of forming emitter and collector contacts by implants used in source/drain regions; forming an emitter that includes implants done in core pMOS during core pMOS LDD extender and pocket implant steps and while the collector omits the core pMOS LDD extender and pocket implants; forming a base region below the emitter and collector contacts by the n-well region with said base region going laterally from emitter to collector being the n-well and including pocket implants; and forming base contact by said n-well region and by implants used in nMOS source/drain regions.Type: GrantFiled: September 30, 2002Date of Patent: January 17, 2006Assignee: Texas Instruments IncorporatedInventor: Amitava Chatterjee
-
Patent number: 6930009Abstract: A laser apparatus and methods are disclosed for synthesizing areas of wide-bandgap semiconductor substrates or thin films, including wide-bandgap semiconductors such as silicon carbide, aluminum nitride, gallium nitride and diamond to produce electronic devices and circuits such as integral electronic circuit and components thereof.Type: GrantFiled: November 18, 2003Date of Patent: August 16, 2005Inventor: Nathaniel R. Quick
-
Patent number: 6927102Abstract: A power semiconductor device has an active region that includes a drift region. At least a portion of the drift region is provided in a membrane which has opposed top and bottom surfaces. In one embodiment, the top surface of the membrane has electrical terminals connected directly or indirectly thereto to allow a voltage to be applied laterally across the drift region. In another embodiment, at least one electrical terminal is connected directly or indirectly to the top surface and at least one electrical terminal is connected directly or indirectly to the bottom surface to allow a voltage to be applied vertically across the drift region. In each of these embodiments, the bottom surface of the membrane does not have a semiconductor substrate positioned adjacent thereto.Type: GrantFiled: October 29, 2003Date of Patent: August 9, 2005Assignee: Cambridge Semiconductor LimitedInventors: Florin Udrea, Gehan A. J. Amaratunga
-
Patent number: 6902967Abstract: An integrated circuit having a MOS structure with reduced parasitic bipolar transistor action. In one embodiment, a MOS integrated circuit device comprises a substrate having a working surface, at least one body region and for each body region a source and a layer of narrow band gap material. Each body region is formed in the substrate proximate the working surface of the substrate. Each layer of narrow band gap material is positioned in a portion of its associated body region and proximate the working surface of the substrate. Each layer of narrow band gap material has a band gap that is narrower than the band gap of the substrate in which each of the body regions are formed. Each source region is formed in an associated body region. At least a portion of each source region is also formed in an associated layer of narrow band gap material.Type: GrantFiled: March 26, 2004Date of Patent: June 7, 2005Assignee: Intersil Americas Inc.Inventor: James D. Beasom
-
Patent number: 6821870Abstract: A heterojunction bipolar transistor is fabricated by stacking a Si collector layer, a SiGeC base layer and a Si emitter layer in this order. By making the amount of a lattice strain in the SiGeC base layer on the Si collector layer 1.0% or less, the band gap can be narrower than the band gap of the conventional practical SiGe (the Ge content is about 10%), and good crystalline can be maintained after a heat treatment. As a result, a narrow band gap base with no practical inconvenience can be realized.Type: GrantFiled: August 21, 2002Date of Patent: November 23, 2004Assignee: Matsushita Electric Industrial Co., Ltd.Inventors: Takeshi Takagi, Koichiro Yuki, Kenji Toyoda, Yoshihiko Kanzawa
-
Patent number: 6791155Abstract: A shallow trench isolation (STI) structure in a semiconductor substrate and a method for forming the same are provided. A trench is formed in a semiconductor substrate. A first dielectric layer is formed on sidewalls of the trench. The first dielectric layer is formed thicker at a top portion of the sidewalls than a bottom portion of the sidewalls and leaving an entrance of the trench open to expose the trench. A second dielectric layer is conformally formed on the first dielectric layer to close the entrance, thus forming a void buried within the trench. Thus, the stress between the trench dielectric layer and the surrounding silicon substrate during thermal cycling can be substantially reduced.Type: GrantFiled: September 20, 2002Date of Patent: September 14, 2004Assignee: Integrated Device Technology, Inc.Inventors: Guo-Qiang (Patrick) Lo, Brian Schorr, Gary Foley, Shih-Ked Lee
-
Patent number: 6777302Abstract: A method of fabricating a high-performance, raised extrinsic base HBT having a narrow emitter width is provided. In accordance with the method, a patterned nitride pedestal region and inner spacers are employed to reduce the width of an emitter opening. The reduced width is achieved without the need of using advanced lithographic tools and/or advanced photomasks.Type: GrantFiled: June 4, 2003Date of Patent: August 17, 2004Assignee: International Business Machines CorporationInventors: Huajie Chen, David Angell, Seshadri Subbanna
-
Publication number: 20040157399Abstract: The present disclosure provides a process for producing a SiGe layer in a bipolar device having a reduced amount of gaps or discontinuities on a shallow trench isolation (STI) region use for a base electrode connection. The process is used for forming an SiGe layer for use in a semiconductor device. The process includes doping a single crystal substrate with a first dopant type, baking the doped single crystal substrate at a temperature less than 900° C., and at a pressure less than 100 torr; and depositing the SiGe layer on the baked single crystal substrate (epi SiGe) to serve as the base electrode and on the STI region (poly SiGe) to serve as a connection for the base electrode. The semiconductor device is thereby created from the combination of the doped single crystal substrate and the deposited SiGe layer.Type: ApplicationFiled: February 12, 2003Publication date: August 12, 2004Applicant: Taiwan Semiconductor Manufacturing Co., LTDInventors: Kuen-Chyr Lee, Liang-Gi Yao, Fu Chin Yang, Shih-Chang Chen, Mong-Song Liang
-
Patent number: 6767810Abstract: An integrated circuit located between isolation trenches at the surface of a semiconductor chip comprising a first well of a first conductivity type having a first resistivity. This first well has a shallow buried region of higher resistivity than the first resistivity, extending between the isolation trenches and created by a compensating doping process. The circuit further comprises a second well of the opposite conductivity type extending to the surface between the isolation trenches, having a contact region and forming a junction with the shallow buried region of the first well, substantially parallel to the surface. Finally, the circuit has a MOS transistor located in the second well, spaced from the contact region, and having source, gate and drain regions at the surface. This space is predetermined to create a small voltage drop in I/O transistors for conditioning signals and power to a pad, or large voltage drops in ESD circuits for protecting the active circuitry connected to a pad.Type: GrantFiled: July 29, 2003Date of Patent: July 27, 2004Assignee: Texas Instruments IncorporatedInventors: Craig T. Salling, Amitava Chatterjee, Youngmin Kim
-
Patent number: 6767842Abstract: A semiconductor device wherein Si—Ge is the base of a bipolar transistor and a Silicon layer is the emitter. A method of making such a semiconductor device including steps of forming a Silicon dioxide layer on a Silicon substrate, using a photo resist application and exposure to define where a HBT device will be placed. Plasma etching the Silicon dioxide layer to define an undercut, epitaxially growing an Si—Ge layer and a Silicon layer, and continuing manufacture to form one or more bipolar and CMOS devices and define interconnect and passivation.Type: GrantFiled: July 9, 2002Date of Patent: July 27, 2004Assignee: LSI Logic CorporationInventors: Robi Banerjee, Derryl J. Allman, David T. Price
-
Patent number: 6706567Abstract: A high voltage device prevents or minimizes the lowering of a maximum operating voltage range. Bulk resistances of the drift regions are reduced by forming trenches within the drift regions and filling the trenches with conductive polysilicon layers. The polysilicon layers reduce the bulk resistances and prevents or minimizes the operation of parasitic bipolar junction transistors typically formed when the high voltage device is manufactured.Type: GrantFiled: May 24, 2001Date of Patent: March 16, 2004Assignee: Hynix Semiconductor, Inc.Inventor: Lee-Yeun Hwang
-
Patent number: 6692982Abstract: In an optical semiconductor integrated circuit device in which a vertical pnp transistor and a photodiode are formed, the preferred embodiments of the present invention eliminates difficulty in performance improvement of the two elements. In an illustrative optical semiconductor integrated circuit device, a vertical pnp transistor and a photodiode have been formed, and first and second epitaxial layers and are stacked without doping. This enables a depletion layer forming region to be remarkably increased in the photodiode, and high-speed response becomes possible. Additionally, in the vertical pnp transistor, an n+ type diffusion region surrounds the transistor forming region. This can remarkably improve voltage endurance of the vertical pnp transistor 21.Type: GrantFiled: January 31, 2003Date of Patent: February 17, 2004Assignee: Sanyo Electric Co., Ltd.Inventors: Tsuyoshi Takahashi, Toshiyuki Okoda
-
Patent number: 6638807Abstract: An improved structure and method for gated lateral bipolar transistors are provided. Embodiments of the present invention capitalize on opposing sidewalls and adjacent conductive sidewall members to conserve available surface space on the semiconductor chips. Additionally, the gate and body of the transistors are biased to modify the threshold voltage of the transistor (Vt). The conductive sidewall member configuration conserves surface space and achieves a higher density of surface structures per chip. The structures offer performance advantages from both metal-oxide semiconductor (MOS) and bipolar junction transistor (BJT) designs. The devices can be used in a variety of applications, digital and analog, wherever a more compact structure with low power consumption and fast response time is needed.Type: GrantFiled: October 23, 2001Date of Patent: October 28, 2003Assignee: Mircon Technology, Inc.Inventors: Leonard Forbes, Wendell P. Noble
-
Method for manufacturing and structure of semiconductor device with polysilicon definition structure
Publication number: 20030100149Abstract: In accordance with a particular embodiment of the present invention, a method for manufacturing a semiconductor device includes forming a buried layer of a semiconductor substrate. An active region is formed adjacent at least a portion of the buried layer, and an isolation structure is formed adjacent at least a portion of the active region. A gate oxide is formed adjacent at least a portion of the active region. The method also includes forming a polysilicon layer adjacent at least a portion of the gate oxide. At least a portion of the polysilicon layer is removed to form a polysilicon definition structure. The polysilicon definition structure at least substantially surrounds and defines an emitter contact region. The method also includes forming an implant region of the emitter contact region, wherein the implant region is self-aligned.Type: ApplicationFiled: November 29, 2001Publication date: May 29, 2003Applicant: Texas Instruments IncorporatedInventor: Xiaoju Wu -
Patent number: 6569730Abstract: A new design for a high voltage bipolar transistor is disclosed. Instead of a buried subcollector (which would be N+ in an NPN device), a buried P+ layer is used. The presence of this P+ layer results in pinch-off between itself and the bipolar base. This allows much higher breakdown voltages to be achieved. In particular, the device will not break down at the bottom of the base-collector junction which is the weak spot for conventional devices. A process for manufacturing this device is described. A particular feature of this new process is that the N type epitaxial layer that is grown over the P+ layer is only about half the thickness of its counterpart in the conventional device. The process is fully compatible with conventional BiCMOS processes and has lower cost.Type: GrantFiled: March 6, 2002Date of Patent: May 27, 2003Assignee: Taiwan Semiconductor Manufacturing CompanyInventors: Jun-Lin Tsai, Ruey-Hsin Liu, Jei-Feng Hwang, Kuo-Chio Liu
-
Patent number: 6563193Abstract: A semiconductor device comprises a substrate the surface of which is formed of an insulation region, a high resistance active layer of a first conductivity type formed on the substrate, a first semiconductor region of the first conductivity type having an impurity concentration higher than that of the active layer and selectively formed on a surface of the active layer, an emitter region of the second conductivity type selectively formed on a surface of the semiconductor region, a collector region of the second conductivity type selectively formed on a surface of the active layer, and a base contact region of the first conductivity type selectively formed on a surface of the active layer in separation from the emitter region and the collector region, respectively.Type: GrantFiled: September 27, 2000Date of Patent: May 13, 2003Assignee: Kabushiki Kaisha ToshibaInventors: Yusuke Kawaguchi, Kazutoshi Nakamura, Tomoko Matsudai, Hirofumi Nagano, Akio Nakagawa
-
Patent number: 6551869Abstract: A lateral PNP is disclosed in which a substrate of a first conductivity type is used. On top of the substrate a buried region of a second conductivity type is formed. A lightly doped collector region is located above the buried region. The lateral PNP also includes a base region of a second conductivity type formed by a graded channel implant and a well region of a second conductivity type, the well region contacting the base region, the buried region and a base contact. Additionally, there are collector contacts and emitter contacts of a first conductivity type. The lightly doped collector region results in a large Early voltage and the base region provides for a high current gain.Type: GrantFiled: June 9, 2000Date of Patent: April 22, 2003Assignee: Motorola, Inc.Inventors: Francis K. Chai, Vida Ilderem Burger, Carl S. Kyono, Sharanda L. Bigelow, Rainer Thoma
-
Patent number: 6524922Abstract: A method of fabricating bipolar junction transistors particularly suitable for electrostatic discharge protection and high voltage MOSFETs. In accordance with the invention, a mask covers bird's beaks formed between field oxide layers and doped regions of a semiconductor substrate. A silicide layer is then added to the exposed surface of the doped regions. The mask prevents the silicide layer from overlying the bird's beaks, thereby precluding the silicide layer from degrading the breakdown junction voltage of the transistor.Type: GrantFiled: September 28, 2000Date of Patent: February 25, 2003Assignee: Micron Technology, Inc.Inventor: Manny Ma
-
Patent number: 6503808Abstract: A lateral bipolar transistor includes: a substrate; a first insulative region formed on the substrate; a first semiconductor region of a first conductivity type selectively formed on the first insulative region; a second insulative region formed so as to substantially cover the first semiconductor region; and a second semiconductor region of a second conductivity type different from the first conductivity type, a second semiconductor region being selectively formed, wherein: the second insulative region has a first opening which reaches a surface of the first semiconductor region, and the first semiconductor region has a second opening which reaches the underlying first insulative region, the second opening being provided in a position corresponding to the first opening of the second insulative region; the second semiconductor region is formed so as to fill the first opening and the second opening, thereby functioning as a bass region; a lower portion of the second semiconductor region which at least fills thType: GrantFiled: October 13, 2000Date of Patent: January 7, 2003Assignee: Matsushita Electronics CorporationInventors: Toshinobu Matsuno, Takeshi Fukuda, Katsunori Nishii, Kaoru Inoue, Daisuke Ueda
-
Patent number: 6482710Abstract: A bipolar transistor according to the invention is provided with structure that an intrinsic base made of single crystal Si—Ge and a base leading-out electrode are connected via a link base made of polycrystal Si—Ge by doping at high concentration, further, a part immediately under the intrinsic base has the same conductive type as that of a collector and in a peripheral part, a single crystal Si—Ge layer having the same conductive type as that of a base is provided between the intrinsic base and a collector layer. Hereby, the reduction of the resistance of the link base between the intrinsic base and the base leading-out electrode and the reduction of capacitance between the collector and the base are simultaneously realized, and a self-aligned bipolar transistor wherein capacitance between an emitter and the base and capacitance between the collector and the base are respectively small, power consumption is small and high speed operation is enabled is acquired.Type: GrantFiled: March 20, 2001Date of Patent: November 19, 2002Assignees: Hitachi, Ltd., Hitachi Device Engineering Co., Ltd.Inventors: Katsuya Oda, Eiji Ohue, Masao Kondo, Katsuyoshi Washio, Masamichi Tanabe, Hiromi Shimamoto
-
Publication number: 20020109206Abstract: A lateral PNP-type transistor, and a process for producing such lateral PNP-type transistor from a substrate are provided. In particular, a PNP-emitter and a PNP-collector. The PNP-collector is provided at a predetermined distance from the PNP emitter. The PNP-emitter is electrically insulated from the PNP-collector.Type: ApplicationFiled: December 7, 2001Publication date: August 15, 2002Inventor: Klaus Schimpf
-
Publication number: 20020102803Abstract: An improved structure and method for gated lateral bipolar transistors are provided. Embodiments of the present invention capitalize on opposing sidewalls and adjacent conductive sidewall members to conserve available surface space on the semiconductor chips. Additionally, the gate and body of the transistors are biased to modify the threshold voltage of the transistor (Vt). The conductive sidewall member configuration conserves surface space and achieves a higher density of surface structures per chip. The structures offer performance advantages from both metal-oxide semiconductor (MOS) and bipolar junction transistor (BJT) designs. The devices can be used in a variety of applications, digital and analog, wherever a more compact structure with low power consumption and fast response time is needed.Type: ApplicationFiled: October 23, 2001Publication date: August 1, 2002Applicant: Micron Technology, Inc.Inventors: Leonard Forbes, Wendell P. Noble
-
Patent number: 6395609Abstract: A MOSBJT (Metal Oxide Semiconductor Bipolar Junction Transistor) is formed to have both the higher current drive capability of the BJT and the smaller device area of the scaled down MOSFET. The MOSBJT includes a collector region and an emitter region comprised of a semiconductor material with a first type of dopant. A base region is disposed between the collector region and the emitter region, and the base region is comprised of a semiconductor material with a second type of dopant that is opposite of the first type of dopant. Unlike a conventional BJT, a base terminal of the MOSBJT is comprised of a dielectric structure disposed over the base region and comprised of a gate structure disposed over the dielectric structure. Unlike a conventional MOSFET, the dielectric structure of the MOSBJT is relatively thin such that a tunneling current through the dielectric structure results when a turn-on voltage is applied on the gate structure. This tunneling current is a base current of the MOSBJT.Type: GrantFiled: March 19, 2001Date of Patent: May 28, 2002Assignee: Advanced Micro DevicesInventor: Bin Yu
-
Patent number: 6372595Abstract: A semiconductor process is disclosed which forms openings in a dielectric layer through which the emitter region and collector region of lateral bipolar junction transistors are formed. In one embodiment of the invention, the emitter openings for the lateral bipolar junction transistors are first protected by a photoresist layer that is patterned to expose the collector openings for the transistors. A first implant is performed through the exposed windows in the dielectric layer and into the exposed substrate or epitaxial layer therebelow, and then diffused to a suitable depth. The patterned photoresist is then removed to additionally expose the emitter openings, and a second implant is performed, this time into both the collector and the emitter regions, and then diffused to a suitable depth that is shallower than the first implant (used in the collector).Type: GrantFiled: May 3, 2000Date of Patent: April 16, 2002Assignee: Legerity, Inc.Inventors: Frank L. Thiel, William E. Moore, Bruce Webb
-
Publication number: 20010026006Abstract: Improved methods and structures are provided that are lateral to surfaces with a (110) crystal plane orientation such that an electrical current of such structures is conducted in the <110> direction. Advantageously, improvements in hole carrier mobility of approximately 50% can be obtained by orienting the structure's channel in a (110) plane such that the electrical current flow is in the <110> direction. Moreover, these improved methods and structures can be used in conjunction with existing fabrication and processing techniques with minimal or no added complexity. Embodiments of a method of forming an integrated circuit include forming a trench in a silicon wafer. A trench wall of the trench has a (110) crystal plane orientation. A semiconductor device is also formed lateral to the trench wall such that the semiconductor device is capable of conducting an electrical current in a <110> direction. One method of the present invention provides for forming an integrated circuit.Type: ApplicationFiled: May 8, 2001Publication date: October 4, 2001Applicant: Micron Technology, Inc.Inventors: Wendell P. Noble, Leonard Forbes, Alan R. Reinberg
-
Publication number: 20010017398Abstract: A substrate potential limiting device for an integrated circuit that includes a semiconductor substrate is provided. The device includes at least one unidirectional element connected between a substrate contact on the semiconductor substrate and a reference potential. The unidirectional element may be a bipolar transistor. The bipolar transistor includes a base and a collector connected to the at least one substrate contact and an emitter connected to the reference potential.Type: ApplicationFiled: February 27, 2001Publication date: August 30, 2001Applicant: STMicroelectronics S.r. I.Inventor: Filippo Alagi
-
Patent number: 6277689Abstract: A nonvolatile memory cell is formed in an embedded P-well without the necessity of including an overlaying control gate. As a result, normal logic process technology may be utilized to form the nonvolatile memory cell. Through the use of substrate hot electron injection and the formation of a lateral bipolar transistor whose emitter acts as a charge injector, programming efficiency is improved and the necessary programming voltages and currents can be reduced from the relatively high voltages and currents used in other devices.Type: GrantFiled: June 11, 1998Date of Patent: August 21, 2001Assignee: Programmable Silicon SolutionsInventor: Ting-wah Wong
-
Patent number: 6265277Abstract: In a method for the making of a lateral bipolar transistor, the formation of a field oxide layer on the surface of the substrate, between the collector and the emitter of the protection transistor, is avoided. The lateral bipolar transistors made by the disclosed method are advantageously used to protect MOS type integrated circuits against electrical discharges.Type: GrantFiled: December 24, 1998Date of Patent: July 24, 2001Assignee: SGS-Thomson Microelectronics S.AInventor: François Tailliet
-
Patent number: 6248639Abstract: A circuit protects against electrostatic discharge and includes a pad which receives an external signal source. The transistor of the present invention is connected to the circuit to be protected and includes a semiconductor body of a first conductivity type and serves as the collector of the transistor and is connected to the pad. A first doped region of a second conductivity type is contained in the semiconductor body and serves as the base of the transistor and forms a collector-to-base junction surface with the semiconductor body. A second doped region of the first conductivity type is contained in the first doped region and serves as the emitter of the transistor and forms a base-to-emitter junction surface with the first doped region. The first and second doped regions are electrically connected for establishing a shorted connection between the base and emitter.Type: GrantFiled: April 9, 1999Date of Patent: June 19, 2001Assignee: SGS-Thomson Microelectronics S.r.l.Inventor: Enrico M. A. Ravanelli
-
Patent number: 6249031Abstract: A method and lateral bipolar transistor structure are achieved, with high current gain, compatible with CMOS processing to form BiCMOS circuits. Making a lateral PNP bipolar involves forming an N− well in a P− doped silicon substrate. A patterned Si3N4 layer is used as an oxidation barrier mask to form field oxide isolation around device areas by the LOCOS method. A polysilicon layer over device areas is patterned to leave portions over the intrinsic base areas of the L-PNP bipolar an implant block-out mask. A buried N− base region is implanted in the substrate under the emitter region. A photoresist mask and the patterned polysilicon layer are used to implant the P++ doped emitter and collector for the L-PNP. The emitter junction depth xj intersects the highly doped N+ buried base region. This N+ doped base under the emitter reduces the current gain of the unwanted (parasitic) vertical PNP portion of the L-PNP bipolar to reduce the current gain of the V-PNP.Type: GrantFiled: March 27, 2000Date of Patent: June 19, 2001Assignee: Chartered Semiconductor Manufacturing Ltd.Inventors: Purakh Raj Verma, Joe Jin Kuek
-
Patent number: 6245615Abstract: Improved methods and structures are provided that are lateral to surfaces with a (110) crystal plane orientation such that an electrical current of such structures is conducted in the <110> direction. Advantageously, improvements in hole carrier mobility of approximately 50% can be obtained by orienting the structure's channel in a (110) plane such that the electrical current flow is in the <110> direction. Moreover, these improved methods and structures can be used in conjunction with existing fabrication and processing techniques with minimal or no added complexity. Embodiments of a method of forming an integrated circuit include forming a trench in a silicon wafer. A trench wall of the trench has a (110) crystal plane orientation. A semiconductor device is also formed lateral to the trench wall such that the semiconductor device is capable of conducting an electrical current in a <110> direction. One method of the present invention provides for forming an integrated circuit.Type: GrantFiled: August 31, 1999Date of Patent: June 12, 2001Assignee: Micron Technology, Inc.Inventors: Wendell P. Noble, Leonard Forbes, Alan R. Reinberg
-
Patent number: 6242313Abstract: A method for fabricating a buried layer pinched collector bipolar, (BPCB), device, sharing several process steps with simultaneously formed CMOS devices, has been developed. The BPCB device fabrication sequence features the use of polysilicon field plates,. placed on field oxide regions, in an area of an N well region in which the field oxide regions are located between subsequent P type, base and N type, collector regions. The use of the polysilicon field plates results in an increase in collector—emitter breakdown voltage, as a result of a reduction in the electric field at the surface underlying the polysilicon field plates.Type: GrantFiled: September 3, 1999Date of Patent: June 5, 2001Assignee: Taiwan Semiconductor Manufacturing CompanyInventors: Jei-Feng Hwang, Jun-Lin Tsai, Ruey-Hsin Liou, Jyh-Min Jiang
-
Publication number: 20010000413Abstract: A lateral PNP bipolar electronic device integrated monolithically on a semiconductor substrate together with other NPN bipolar devices capable of being operated at high frequencies. The PNP device is incorporated to an electrically insulated multilayer structure which comprises a semiconductor substrate, doped for conductivity of the P-type, a first buried layer, doped for conductivity of the N-type to provide a base region, and a second layer, overlying the first and having conductivity of the N-type, to provide an active area distinguishable by a P-doped emitter region within the active area being located peripherally and oppositely from a P-doped collector region. The lateral PNP device can be operated at high frequencies with suitable collector current values and good amplification, to provide a superior figure of merit compared to that typical of conventional lateral PNP devices.Type: ApplicationFiled: December 11, 2000Publication date: April 26, 2001Inventors: Angelo Pinto, Carlo Alemanni
-
Publication number: 20010000245Abstract: An improved structure and method for gated lateral bipolar transistors is provided. The present invention capitalizes on opposing sidewall structures and adjacent conductive sidewall members to conserve available surface space on the semiconductor chips. The conserved surface space allows a higher density of structures per chip. The conductive sidewall members couple to the gate of the gated lateral bipolar transistor and, additionally, to a retrograded, more highly doped bottom layer. The improved structure provides for both metal-oxide semiconductor (MOS) type conduction and bipolar junction transistor (BJT) type conduction beneath the gate of the gated lateral bipolar transistor.Type: ApplicationFiled: December 6, 2000Publication date: April 12, 2001Applicant: Micron Technology, Inc.Inventors: Leonard Forbes, Wendell P. Noble
-
Patent number: 6174779Abstract: In a lateral bipolar transistor, its emitter region, base region, link base region, and so forth, are made in self alignment with side walls of masks by using partly overlapping two mask patterns. Therefore, not relying on the mask alignment accuracy, these regions are made in a precisely controlled positional relation. Thus, the lateral bipolar transistor, thus obtained, is reduced in parasitic resistance of the base and parasitic junction capacitance between the emitter and the base, and alleviated in variance of characteristics caused by fluctuation of the length of a link base region, length of the emitter-base junction and relative positions of the emitter and the collector, and can be manufactured with a high reproducibility.Type: GrantFiled: March 15, 1999Date of Patent: January 16, 2001Assignee: Kabushiki Kaisha ToshibaInventors: Tomoaki Shino, Takashi Yamada, Makoto Yoshimi, Shigeru Kawanaka, Hideaki Nii, Kazumi Inoh, Tsuneaki Fuse, Sadayuki Yoshitomi, Mamoru Terauchi
-
Patent number: 6156617Abstract: When a bipolar transistor having a buried layer is formed, the withstanding pressure of the bipolar transistor is deteriorated by upward diffusion to a great extent from the buried layer. When a buried layer is formed in a semiconductor substrate, by providing a region without impurity introduction, upward diffusion from the buried layer is controlled to prevent deterioration in the withstanding pressure.Type: GrantFiled: May 26, 1999Date of Patent: December 5, 2000Assignee: Seiko Instruments Inc.Inventor: Naoto Saitoh
-
Patent number: 6146956Abstract: The invention relates to a process for making a lateral PNP bipolar electronic device integrated monolithically on a semiconductor substrate together with other bipolar devices of the NPN type, said device being incorporated to an electrically insulated multilayer structure. The device includes a semiconductor substrate doped with impurities of the P type; a first buried layer doped with impurities of the N type to form a base region; and a second layer, overlying the first and having conductivity of the N type, to form an active area with opposite collector and emitter regions being formed in said active area and separated by a base channel region. The width of the base channel region is defined essentially by a contact opening formed above an oxide layer deposited over the base channel region. Advantageously, the contact opening is formed by shifting an emitter mask.Type: GrantFiled: May 29, 1998Date of Patent: November 14, 2000Assignee: STMicroelectronics, S.r.l.Inventors: Angelo Pinto, Carlo Alemanni
-
Patent number: 6140194Abstract: A manufacturing method for semiconductor components is disclosed which will allow better precision in the definition of the doped areas of the components and the separation of differently doped areas. A selectively shaped area of, for example, polysilicon, defining the area or areas to be doped, is deposited on the component before masks are applied. This makes the positioning of masks less critical because they only have to be positioned within the area of the polysilicon layer. In this way, an accuracy of 0.1 .mu.m or better can be achieved.Type: GrantFiled: March 3, 1998Date of Patent: October 31, 2000Assignee: Telefonaktiebolaget LM Ericsson (publ)Inventors: H.ang.kan Sjodin, Anders Soderbarg, Nils Ogren, Ivar Hamberg, Dimitri Olofsson, Karin Andersson