Field Plate Electrode Patents (Class 438/454)
-
Patent number: 8536683Abstract: Structures of a system on a chip are disclosed. In one embodiment, the system on a chip (SoC) includes an RF component disposed on a first part of a substrate, a semiconductor component disposed on a second part of the substrate, the semiconductor component and the RF component sharing a common boundary, and a conductive cage disposed enclosing the RF component. The conductive cage shields the semiconductor component from electromagnetic radiation originating from the RF circuit.Type: GrantFiled: March 1, 2011Date of Patent: September 17, 2013Assignee: Infineon Technologies AGInventors: Hans-Joachim Barth, Andre Hanke, Snezana Jenei, Oliver Nagy, Jiro Morinaga, Bernd Adler, Heinrich Koerner
-
Publication number: 20130200435Abstract: A III-N device is described with a III-N material layer, an insulator layer on a surface of the III-N material layer, an etch stop layer on an opposite side of the insulator layer from the III-N material layer, and an electrode defining layer on an opposite side of the etch stop layer from the insulator layer. A recess is formed in the electrode defining layer. An electrode is formed in the recess. The insulator can have a precisely controlled thickness, particularly between the electrode and III-N material layer.Type: ApplicationFiled: January 24, 2013Publication date: August 8, 2013Applicant: Transphorm Inc.Inventor: Transphorm Inc.
-
Publication number: 20130175656Abstract: Disclosed is a Zener diode having a scalable reverse-bias breakdown voltage (Vb) as a function of the position of a cathode contact region relative to the interface between adjacent cathode and anode well regions. Specifically, cathode and anode contact regions are positioned adjacent to corresponding cathode and anode well regions and are further separated by an isolation region. However, while the anode contact region is contained entirely within the anode well region, one end of the cathode contact region extends laterally into the anode well region. The length of this end can be predetermined in order to selectively adjust the Vb of the diode (e.g., increasing the length reduces Vb of the diode and vice versa). Also disclosed are an integrated circuit, incorporating multiple instances of the diode with different reverse-bias breakdown voltages, a method of forming the diode and a design structure for the diode.Type: ApplicationFiled: January 9, 2012Publication date: July 11, 2013Applicant: International Business Machines CorporationInventors: Frederick G. Anderson, Natalie B. Feilchenfeld, David L. Harmon, Richard A. Phelps, Yun Shi, Michael J. Zierak
-
Publication number: 20130130472Abstract: Provided is a semiconductor chip. The semiconductor chip includes a semiconductor substrate including a main chip region and a scribe lane region surrounding the main chip region. An insulating layer is disposed over the semiconductor substrate. A guard ring is disposed in the insulating layer in the scribe lane region. The guard ring surrounds at least a portion of the main chip region. The guard ring has a brittleness greater than a brittleness of the insulating layer.Type: ApplicationFiled: January 15, 2013Publication date: May 23, 2013Applicant: SAMSUNG ELECTRONICS CO., LTD.Inventor: SAMSUNG ELECTRONICS CO., LTD.
-
Publication number: 20130109153Abstract: The present disclosure provides a method of fabricating a semiconductor device, the method including providing a substrate having a seal ring region and a circuit region, forming a first seal ring structure over the seal ring region, forming a second seal ring structure over the seal ring region and adjacent to the first seal ring structure, and forming a first passivation layer disposed over the first and second seal ring structures, A semiconductor device fabricated by such a method is also provided.Type: ApplicationFiled: December 21, 2012Publication date: May 2, 2013Applicant: Taiwan Semiconductor Manufacturing Company, Ltd.Inventor: Taiwan Semiconductor Manufacturing Company, Ltd.
-
Patent number: 8432013Abstract: A semiconductor device is provided with a peripheral region that has a narrow width and exhibits good electric field relaxation and high robustness against induced charges. The device has an active region for main current flow and a peripheral region surrounding the active region on a principal surface of a semiconductor substrate of a first conductivity type. The peripheral region has a guard ring of a second conductivity type composed of straight sections and curved sections connecting the straight sections formed in a region of the principal surface surrounding the active region, and a pair of polysilicon field plates in a ring shape formed separately on inner and outer circumferential sides of the guard ring. The surface of the guard ring and the pair of polysilicon field plates of the inner circumferential side and the outer circumferential side are electrically connected with a metal film in the curved section.Type: GrantFiled: February 2, 2011Date of Patent: April 30, 2013Assignee: Fuji Electric Co., Ltd.Inventor: Yasuhiko Onishi
-
Publication number: 20130020671Abstract: This invention discloses a semiconductor power device disposed in a semiconductor substrate comprising a heavily doped region formed on a lightly doped region and having an active cell area and an edge termination area. The edge termination area comprises a plurality of termination trenches formed in the heavily doped region with the termination trenches lined with a dielectric layer and filled with a conductive material therein. The edge termination further includes a plurality of buried guard rings formed as doped regions in the lightly doped region of the semiconductor substrate immediately adjacent to the termination trenches.Type: ApplicationFiled: July 19, 2011Publication date: January 24, 2013Inventors: Yeehang Lee, Madhur Bobde, Yongping Ding, Jongoh Kim, Anup Bhalla
-
Publication number: 20120306044Abstract: This invention discloses a semiconductor power device disposed in a semiconductor substrate and having an active cell area and an edge termination area wherein the edge termination area comprises a wide trench filled with a field-crowding reduction filler and a buried field plate buried under a top surface of the semiconductor substrate and laterally extended over a top portion of the field crowding field to move a peak electric field laterally away from the active cell area. In a specific embodiment, the field-crowding reduction filler comprises a silicon oxide filled in the wide trench.Type: ApplicationFiled: May 31, 2011Publication date: December 6, 2012Inventors: Madhur Bobde, Sik K. Lui, Anup Bhalla
-
Publication number: 20120256273Abstract: A method of unifying device performance within an integrated circuit die includes providing a layout of an integrated circuit die with multiple functional circuit blocks; filling a field between the multiple functional circuit blocks with dummy diffusion patterns; and filling the field between the multiple functional circuit blocks with dummy gate patterns such that the dummy gate patterns and the dummy diffusion patterns are completely overlapped.Type: ApplicationFiled: September 9, 2011Publication date: October 11, 2012Inventors: Yu-Ho Chiang, Ming-Tsung Chen, Wai-Yi Lien, Chih-Kai Hsu, Chun-Liang Hou
-
Publication number: 20120248533Abstract: A circuit having a field plate is provided. In accordance with one or more embodiments, an electronic device includes a substrate having an active region, and a contiguous field plate separated from the active region by a dielectric material on the substrate. The field plate has first and second end regions (e.g., opposing one another along a length of the field plate), with the second end region being patterned. The patterned end region has at least one opening therein as defined by edges of the field plate (e.g., along an outer perimeter and/or as an internal opening), and couples a field to the active region in response to a voltage applied to the field plate. This field is greater in strength near the first end region, relative to the patterned end region.Type: ApplicationFiled: April 4, 2011Publication date: October 4, 2012Inventors: Rob Van Dalen, Anco Heringa
-
Patent number: 8278182Abstract: The invention provides, in one exemplary embodiment, an isolation gate formed over a substrate for biasing the substrate and providing isolation between adjacent active areas of an integrated circuit structure, for example a DRAM memory cell. An aluminum oxide (Al2O3) is used as a gate dielectric, rather than a conventional gate oxide layer, to create a hole-rich accumulation region under and near the trench isolation region. Another exemplary embodiment of the invention provides an aluminum oxide layer utilized as a liner in a shallow trench isolation (STI) region to increase the effectiveness of the isolation region. The embodiments may also be used together at an isolation region.Type: GrantFiled: December 8, 2011Date of Patent: October 2, 2012Assignee: Micron Technology, Inc.Inventor: Chandra Mouli
-
Patent number: 8252648Abstract: A power MOSFET device and manufacturing method thereof, includes the steps of selectively depositing a first conductive material in the middle region at the bottom of a contact trench and contacting with light-doped N-type epitaxial layer to form a Schottky junction and depositing a second conductive material at the side wall and bottom corner of the contact trench and contacting with P-type heavy-doped body region to form an ohmic junction. The first and second conductive materials can respectively optimize the performance of the ohmic contact and the Schottky contact without compromise. Meanwhile, the corner of the contact trench is surrounded by P-type heavy-doped region thereby effectively reducing the leakage currents accumulated at the corner of the contact trench.Type: GrantFiled: June 29, 2010Date of Patent: August 28, 2012Assignee: Alpha & Omega Semiconductor, Inc.Inventors: Yeeheng Lee, Yongping Ding, John Chen
-
Patent number: 8242006Abstract: A smooth electrode is provided. The smooth electrode includes at least one metal layer having thickness greater than about 1 micron; wherein an average surface roughness of the smooth electrode is less than about 10 nm.Type: GrantFiled: December 21, 2007Date of Patent: August 14, 2012Assignee: General Electric CompanyInventors: Stanton Earl Weaver, Stacey Joy Kennerly, Marco Francesco Aimi
-
Publication number: 20120178211Abstract: A voltage converter includes an output circuit having a high-side device and a low-side device which can be formed on a single die (a “PowerDie”). The high-side device can include a lateral diffused metal oxide semiconductor (LDMOS) while the low-side device can include a planar vertical diffused metal oxide semiconductor (VDMOS). The voltage converter can further include a controller circuit on a different die which can be electrically coupled to, and co-packaged with, the power die.Type: ApplicationFiled: March 20, 2012Publication date: July 12, 2012Applicant: INTERSIL AMERICAS INC.Inventor: Francois Hebert
-
Publication number: 20120168817Abstract: Disclosed are embodiments of a lateral, extended drain, metal oxide semiconductor, field effect transistor (LEDMOSFET) having a high drain-to-body breakdown voltage. Discrete conductive field (CF) plates are adjacent to opposing sides of the drain drift region, each having an angled sidewall such that the area between the drain drift region and the CF plate has a continuously increasing width along the length of the drain drift region from the channel region to the drain region. The CF plates can comprise polysilicon or metal structures or dopant implant regions within the same semiconductor body as the drain drift region. The areas between the CF plates and the drain drift region can comprise tapered dielectric regions or, alternatively, tapered depletion regions within the same semiconductor body as the drain drift region. Also disclosed are embodiments of a method for forming an LEDMOSFET and embodiments of a silicon-controlled rectifier (SCR) incorporating such LEDMOSFETs.Type: ApplicationFiled: September 21, 2011Publication date: July 5, 2012Applicant: International Business Machines CorporationInventors: Michel J. Abou-Khalil, Alan B. Botula, Alvin J. Joseph, Theodore J. Letavic, James A. Slinkman
-
Patent number: 8173510Abstract: An integrated circuit (200) includes one of more transistors (210) on or in a substrate (10) having semiconductor surface layer, the surface layer having a top surface. At least one of the transistors are drain extended metal-oxide-semiconductor (DEMOS) transistor (210). The DEMOS transistor includes a drift region (14) in the surface layer having a first dopant type, a field dielectric (23) in or on a portion of the surface layer, and a body region of a second dopant type (16) within the drift region (14). The body region (16) has a body wall extending from the top surface of the surface layer downwards along at least a portion of a dielectric wall of an adjacent field dielectric region. A gate dielectric (21) is on at least a portion of the body wall. An electrically conductive gate electrode (22) is on the gate dielectric (21) on the body wall.Type: GrantFiled: February 15, 2011Date of Patent: May 8, 2012Assignee: Texas Instruments IncorporatedInventors: Marie Denison, Taylor Rice Efland
-
Patent number: 8164159Abstract: A reference signal generator includes an integrated circuit substrate having a semiconductor resonator therein. The resonator includes an inductor extending adjacent a first surface of the integrated circuit substrate. A vertically-stacked composite of at least first and second electrically insulating dielectric layers is provided on the integrated circuit substrate. The vertically-stacked composite covers a portion of the first surface, which extends opposite the inductor. A first electrically conductive shielding layer is provided on a portion of the second electrically insulating dielectric layer extending opposite the inductor. The first electrically conductive shielding layer may encapsulate exposed portions of the first and second electrically insulating dielectric layers. The shielding layer may operate as an electromagnetic shield between the inductor and an external structure, such as an integrated circuit package, and also shield against environmental contamination (e.g.Type: GrantFiled: July 16, 2010Date of Patent: April 24, 2012Assignee: Intergrated Device Technologies, inc.Inventors: William Eddie Armstrong, Michael Shannon McCorquodale, Vidyabhusan Gupta, Justin O'Day, Nader Fayyaz, Gordon Carichner
-
Publication number: 20120083094Abstract: Integrated circuits with guard rings are provided. Integrated circuits may include internal circuitry that is sensitive to external noise sources. A guard ring may surround the functional circuitry to isolate the circuitry from the noise sources. The guard ring may include first, second, and third regions. The first and third regions may include p-wells. The second region may include an n-well. Stripes of diffusion regions may be formed at the surface of a substrate in the three regions. Areas in the guard ring that are not occupied by the diffusion regions are occupied by shallow trench isolation (STI) structures. Stripes of dummy structures may be formed over respective STI structures and may not overlap the diffusion regions. The diffusion regions in the first and third regions may be biased to a ground voltage. The diffusion regions in the second section may be biased to a positive power supply voltage.Type: ApplicationFiled: December 9, 2011Publication date: April 5, 2012Inventors: Bradley Jensen, Charles Y. Chu
-
Patent number: 8148783Abstract: Semiconductor device including semiconductor layer, first impurity region on surface layer portion of semiconductor layer, body region at interval from first impurity region, second impurity region on surface layer portion of body region, field insulating film at interval from second impurity region, gate insulating film on surface of the semiconductor layer between second impurity region and field insulating film, gate electrode on gate insulating film, first floating plate as ring on field insulating film, and second floating plate as ring on same layer above first floating plate. First and second floating plates formed by at least three plates so that peripheral lengths at centers in width direction thereof are entirely different from one another, alternately arranged in plan view so that one having relatively smaller peripheral length is stored in inner region of one having relatively larger peripheral length, and formed to satisfy relational expression: L/d=constant.Type: GrantFiled: December 24, 2009Date of Patent: April 3, 2012Assignee: Rohm Co., Ltd.Inventor: Yoshikazu Nakagawa
-
Patent number: 8143679Abstract: A semiconductor power device includes an active region configured to conduct current when the semiconductor device is biased in a conducting state, and a termination region along a periphery of the active region. The termination region includes a first silicon region of a first conductivity type extending to a first depth within a second silicon region of a second conductivity type, the first and second silicon regions forming a PN junction therebetween. The second silicon region has a recessed portion extending below the first depth and out to an edge of a die housing the semiconductor power device. The recessed portion forms a vertical wall at which the first silicon region terminates. A first conductive electrode extends into the recessed portion and is insulated from the second silicon region.Type: GrantFiled: June 8, 2009Date of Patent: March 27, 2012Assignee: Fairchild Semiconductor CorporationInventor: Christopher Boguslaw Kocon
-
Publication number: 20120044732Abstract: An isolated epitaxial modulation device comprises a substrate; a barrier structure formed on the substrate; an isolated epitaxial region formed above the substrate and electrically isolated from the substrate by the barrier structure; a semiconductor device, the semiconductor device located in the isolated epitaxial region; and a modulation network formed on the substrate and electrically coupled to the semiconductor device. The device also comprises a bond pad and a ground pad. The isolated epitaxial region is electrically coupled to at least one of the bond pad and the ground pad. The semiconductor device and the epitaxial modulation network are configured to modulate an input voltage.Type: ApplicationFiled: March 17, 2011Publication date: February 23, 2012Applicant: INTERSIL AMERICAS INC.Inventors: Yu Li, Steven Howard Voldman
-
Publication number: 20120038028Abstract: The present disclosure provides a method of fabricating a semiconductor device, the method including providing a substrate having a seal ring region and a circuit region, forming a first seal ring structure over the seal ring region, forming a second seal ring structure over the seal ring region and adjacent to the first seal ring structure, and forming a first passivation layer disposed over the first and second seal ring structures. A semiconductor device fabricated by such a method is also provided.Type: ApplicationFiled: November 2, 2010Publication date: February 16, 2012Applicant: TAIWAN SEMICONDUCTOR MANUFACTURING COMPANY, LTD.Inventors: Dun-Nian Yaung, Jen-Cheng Liu, Jeng-Shyan Lin, Wen-De Wang, Shu-Ting Tsai
-
Patent number: 8110888Abstract: High voltage semiconductor devices with high-voltage termination structures are constructed on lightly doped substrates. Lightly doped p-type substrates are particularly prone to depletion and inversion from positive charges, degrading the ability of associated termination structures to block high voltages. To improve the efficiency and stability of termination structures, second termination regions of the same dopant type as the substrate, more heavily doped than the substrate but more lightly doped than first termination regions, are positioned adjoining the first termination regions. The second termination regions raise the field threshold voltage where the surface is vulnerable and render the termination structure substantially insensitive to positive charges at the surface. The use of higher dopant concentration in the gap region without causing premature avalanche is facilitated by only creating second termination regions for regions lacking field plate protection.Type: GrantFiled: September 9, 2008Date of Patent: February 7, 2012Assignee: Microsemi CorporationInventors: Jinshu Zhang, Dumitru Sdrulla, Dah Wen Tsang
-
Patent number: 8110449Abstract: The HVIC includes a dielectric layer and an SOI active layer stacked on a silicon substrate, a transistor formed in the surface of the SOI active layer, and a trench isolation region formed around the transistor. The dielectric layer includes a first buried oxide film formed in the surface of the silicon substrate, a shield layer formed below the first buried oxide film opposite the element area, a second buried oxide film formed around the shield layer, and a third buried oxide film formed below the shield layer and the second buried oxide film. Therefore, the potential distribution curves PC within the dielectric layer are low in density and a high withstand voltage is achieved.Type: GrantFiled: November 8, 2010Date of Patent: February 7, 2012Assignee: Mitsubishi Electric CorporationInventor: Hajime Akiyama
-
Publication number: 20120015496Abstract: A semiconductor device includes a substrate having a first area and a second area, a first transistor in the first area, a second transistor in the second area, an isolation layer between the first area and the second area, and at least one buried shield structure on the isolation layer.Type: ApplicationFiled: September 22, 2011Publication date: January 19, 2012Applicant: SAMSUNG ELECTRONICS CO., LTD.Inventors: Young-Bae YOON, Jeong-Dong Choe, Dong-Hoon Jang, Ki-Hyun Kim
-
Patent number: 8062954Abstract: A method for manufacturing a field plate in a trench of a power transistor in a substrate of a first conductivity type is disclosed. The trench is formed in a first main surface of the substrate.Type: GrantFiled: April 21, 2009Date of Patent: November 22, 2011Assignee: Infineon Technologies AGInventor: Martin Poelzl
-
Patent number: 8039323Abstract: A semiconductor device includes a semiconductor layer with an impurity of a first conductivity type diffused therein, and a local insulating layer, source layer, and a drain layer formed therein. The drain layer has an impurity of a second conductivity type opposite to the first conductivity type. A gate electrode is formed over the semiconductor layer extending from over the local insulating layer to the source layer. A low-concentration diffusion layer is formed in the semiconductor layer below the drain layer. First and second gate insulating films are formed between the gate electrode and the semiconductor layer, and respectively extending from an end, on the source layer side, of the gate electrode to the local insulating layer without reaching the local insulating layer, and extending from an end on another side of the local insulating layer to the source layer.Type: GrantFiled: May 4, 2010Date of Patent: October 18, 2011Assignee: Oki Semiconductor Co., Ltd.Inventor: Hiroyuki Tanaka
-
Publication number: 20110221011Abstract: The invention relates to a transistor, in which the electric field is reduced in critical areas using field plates, thus permitting the electric field to be more uniformly distributed along the component. The aim of the invention is to provide a transistor and a production method therefor, wherein the electric field in the active region is smoothed (and field peaks are reduced), thus allowing the component to be made more simply and cost-effectively. The semiconductor component according to the invention has a substrate (20) which is provided with an active layer structure, a source contact (30) and a drain contact (28) being located on said active layer structure (24, 26). The source contact (30) and the drain contact (28) are mutually spaced and at least one part of a gate contact (32) is provided on the active layer structure (24, 26) in the region between the source contact (30) and the drain contact (28), a gate field plate (34) being electrically connected to the gate contact (32).Type: ApplicationFiled: February 21, 2008Publication date: September 15, 2011Inventors: Eldat Bahat-Treidel, Victor Sidorov, Joachim Wuerfl
-
Patent number: 8004022Abstract: A field effect transistor includes a GaN epitaxial substrate, a gate electrode formed on an electron channel layer of the substrate, and source and drain electrodes arranged spaced apart by a prescribed distance on opposite sides of the gate electrode. The source and drain electrodes are in ohmic contact with the substrate. At an upper portion of the gate electrode, a field plate is formed protruding like a visor to the side of drain electrode. Between the electron channel layer of the epitaxial substrate and the field plate, a dielectric film is formed. The dielectric film is partially removed at a region immediately below the field plate, to be flush with a terminal end surface of the field plate. The dielectric film extends from a lower end of the removed portion to the drain electrode, to be overlapped on the drain electrode.Type: GrantFiled: January 6, 2009Date of Patent: August 23, 2011Assignee: Sharp Kabushiki KaishaInventors: Norimasa Yafune, John Kevin Twynam
-
Publication number: 20110201175Abstract: Structures of a system on a chip are disclosed. In one embodiment, the system on a chip (SoC) includes an RF component disposed on a first part of a substrate, a semiconductor component disposed on a second part of the substrate, the semiconductor component and the RF component sharing a common boundary, and a conductive cage disposed enclosing the RF component. The conductive cage shields the semiconductor component from electromagnetic radiation originating from the RF circuit.Type: ApplicationFiled: March 1, 2011Publication date: August 18, 2011Inventors: Hans-Joachim Barth, Andre Hanke, Snezana Jenei, Oliver Nagy, Jiro Morinaga, Bernd Adler, Heinrich Koerner
-
Patent number: 7994006Abstract: A semiconductor device including a drift layer of a first conductivity type formed on a surface of a semiconductor substrate. A surface of the drift layer has a second area positioned on an outer periphery of a first area. A cell portion formed in the first area includes a first base layer of a second conductivity type, a source layer and a control electrode formed in the first base layer and the source layer. The device also includes a terminating portion formed in the drift layer including a second base layer of a second conductivity type, an impurity diffused layer of a second conductivity type, and a metallic compound whose end surface on the terminating portion side is positioned on the cell portion side away from the end surface of the impurity diffused layer on the terminal portion side.Type: GrantFiled: November 14, 2008Date of Patent: August 9, 2011Assignee: Kabushiki Kaisha ToshibaInventors: Satoshi Aida, Shigeo Kouzuki, Masaru Izumisawa, Hironori Yoshioka
-
Publication number: 20110163412Abstract: The present invention relates to an isolator and a method of manufacturing the same. An isolator according to the present invention includes a silicon wafer, protective devices formed in predetermined regions of the silicon wafer, and a transformer formed in a predetermined region on the silicon wafer, the transformer having at least two coil patterns spaced apart from each other. According to the present invention, an isolator can be protected from impulses generated by ESD and surge, so that its reliability can be improved, and its size can be considerably decreased. Further, the number of wire bonding times is decreased, so that performance of a chip can be enhanced, and packaging efficiency can be improved, thereby increasing productivity.Type: ApplicationFiled: January 12, 2011Publication date: July 7, 2011Applicant: PETARI INCORPORATIONInventor: Young Jin PARK
-
Patent number: 7956412Abstract: A dielectric material layer is formed on a bottom surface and sidewalls of a trench in a semiconductor substrate. The silicon oxide layer forms a drift region dielectric on which a field plate is formed. Shallow trench isolation may be formed prior to formation of the drift region dielectric, or may be formed utilizing the same processing steps as the formation of the drift region dielectric. A gate dielectric layer is formed on exposed semiconductor surfaces and a gate conductor layer is formed on the gate dielectric layer and the drift region dielectric. The field plate may be electrically tied to the gate electrode, may be an independent electrode having an external bias, or may be a floating electrode. The field plate biases the drift region to enhance performance and extend allowable operating voltage of a lateral diffusion field effect transistor during operation.Type: GrantFiled: December 4, 2007Date of Patent: June 7, 2011Assignee: International Business Machines CorporationInventors: Natalie B. Feilchenfeld, Jeffrey P. Gambino, Louis D. Lanzerotti, Benjamin T. Voegeli, Steven H. Voldman, Michael J. Zierak
-
Patent number: 7943470Abstract: The semiconductor device according to the present invention includes a through electrode that penetrates through a silicon substrate, an isolation trench provided to penetrate through the silicon substrate to surround the through electrode, a silicon film in contact with an inner surface of the isolation trench, a silicon film in contact with an outer surface of the isolation trench, and an insulation film provided between the silicon films. According to the present invention, the silicon film within the isolation trench can be substantially regarded as a part of the silicon substrate. Therefore, even when the width of the isolation trench is increased to increase the etching rate, the width of the insulation film becoming a dead space can be made sufficiently small. Consequently, the chip area can be decreased.Type: GrantFiled: March 28, 2008Date of Patent: May 17, 2011Assignee: Elpida Memory, Inc.Inventor: Shiro Uchiyama
-
Patent number: 7915644Abstract: A HEMT comprising an active region comprising a plurality of active semiconductor layers formed on a substrate. Source electrode, drain electrode, and gate are formed in electrical contact with the active region. A spacer layer is formed on at least a portion of a surface of said active region and covering the gate. A field plate is formed on the spacer layer and electrically connected to the source electrode, wherein the field plate reduces the peak operating electric field in the HEMT.Type: GrantFiled: May 7, 2009Date of Patent: March 29, 2011Assignee: Cree, Inc.Inventors: Yifeng Wu, Primit Parikh, Umesh Mishra, Marcia Moore
-
Publication number: 20110057288Abstract: A microelectromechanical system (MEMS) device and a method for fabricating the same are described. The MEMS device includes a first electrode and a second electrode. The first electrode is disposed on a substrate, and includes at least two metal layers, a first protection ring and a dielectric layer. The first protection ring connects two adjacent metal layers, so as to define an enclosed space between two adjacent metal layers. The dielectric layer is disposed in the enclosed space and connects two adjacent metal layers. The second electrode is disposed on the first electrode, wherein a cavity is formed between the first electrode and the second electrode.Type: ApplicationFiled: November 10, 2010Publication date: March 10, 2011Applicant: United Microelectronics Corp.Inventors: Tzung-Han TAN, Bang-Chiang LAN, Ming-I WANG, Chien-Hsin HUANG, Meng-Jia LIN
-
Patent number: 7897478Abstract: A method of making a semiconductor device includes forming shallow trench isolation structures in a semiconductor device layer. The shallow trench isolation structures are U- or O- shaped enclosing field regions formed of the semiconductor device layer which is doped and/or silicided to be conducting. The semiconductor device may include an extended drain region or drift region and a drain region. An insulated gate may be provided over the body region. A source region may be shaped to have a deep source region and a shallow source region. A contact region of the same conductivity type as the body may be provided adjacent to the deep source region. The body extends under the shallow source region to contact the contact region.Type: GrantFiled: December 18, 2006Date of Patent: March 1, 2011Assignee: NXP B.V.Inventor: Jan Sonsky
-
Publication number: 20110045652Abstract: An integrated circuit has a buried insulation layer formed over a semiconductor substrate, and a semiconductor mesa formed over the buried insulation layer. A low resistivity guard ring substantially surrounds the semiconductor mesa and is in contact with the semiconductor substrate. The low resistivity guard ring is grounded and isolates the semiconductor mesa from RF signals.Type: ApplicationFiled: November 4, 2010Publication date: February 24, 2011Applicant: HONEYWELL INTERNATIONAL INC.Inventors: Cheisan J. Yue, James D. Seefeldt
-
Patent number: 7879686Abstract: A semiconductor and method for manufacturing a semiconductor device. In one embodiment the method includes providing a semiconductor substrate with a first substrate surface and at least one trench having at least one trench surface. The trench extends from the first substrate surface into the semiconductor substrate. The trench has a first trench section and a second trench section. The trench surface is exposed in an upper portion of the first and second trench sections and covered with a first insulating layer in a lower portion. A second insulating layer is formed at least on the exposed trench surface in the upper portion. A conductive layer is formed on the second insulating layer at least in the upper portion, wherein the second insulating layer electrically insulates the conductive layer from the semiconductor substrate. The conductive layer is removed in the first trench section without removing the conductive layer in the second trench section.Type: GrantFiled: January 16, 2009Date of Patent: February 1, 2011Assignee: Infineon Technologies Austria AGInventor: Oliver Blank
-
Patent number: 7875930Abstract: The invention provides a semiconductor structure. A first type body doped region is deposited on a first type substrate. A first type heavily-doped region having a finger portion with an enlarged end region is deposited on the first type body doped region. A second type well region is deposited on the first type substrate. A second type heavily-doped region is deposited on the second type well region. An isolation structure is deposited between the first type heavily-doped region and the second type heavily-doped region. A gate structure is deposited on the first type substrate between the first type heavily-doped region and the isolation structure.Type: GrantFiled: February 16, 2009Date of Patent: January 25, 2011Assignee: Vanguard International Semiconductor CorporationInventor: Hung-Shern Tsai
-
Patent number: 7871867Abstract: A semiconductor device is disclosed that comprises a high breakdown voltage MOSFET. The MOSFET includes a source region of a second conductivity type and a drain region of the second conductivity type formed apart from each other in a well region of a first conductivity type, a channel region formed between the source region and the drain region, a gate insulation film formed on the channel region, a LOCOS oxide film having greater film thickness than the gate insulation film, and a gate electrode formed across the gate insulation film and the LOCOS oxide film.Type: GrantFiled: November 14, 2008Date of Patent: January 18, 2011Assignee: Ricoh Company, Ltd.Inventors: Naohiro Ueda, Masato Kijima
-
Patent number: 7833876Abstract: In a manufacturing of a semiconductor device, at least one of elements is formed in each of element formation regions of a substrate having a main side and a rear side, and the substrate is thinned by polished from a rear side of the substrate, and then, multiple trenches are formed on the rear side of the substrate, so that each trench reaches the main side of the substrate. After that, an insulating material is deposited over an inner surface of each trench to form an insulating layer in the trench, so that the element formation regions are isolated. Thereby, generation of cracks and structural steps in the substrate and separation of element formation regions from the substrate can be suppressed.Type: GrantFiled: August 26, 2008Date of Patent: November 16, 2010Assignee: DENSO CORPORATIONInventors: Nozomu Akagi, Yasuhiro Kitamura, Tetsuo Fujii
-
Patent number: 7833895Abstract: A method for fabricating ICs including via-first through substrate vias (TSVs) and ICs and electronic assemblies therefrom. A substrate having a substrate thickness including a top semiconductor surface and a bottom surface is provided including at least one embedded TSV including a dielectric liner and an electrically conductive filler material formed on the dielectric liner. A portion of the bottom surface of the substrate is mechanically removed to approach but not reach the embedded TSV tip. A protective substrate layer having a protective layer thickness remains over the tip of the embedded TSV after the mechanical removing. Chemical etching exclusive of mechanical etching for removing the protective substrate layer is used form an integral TSV tip that has an exposed tip portion that generally protrudes from the bottom surface of the substrate. The chemical etching is generally a three step chemical etch.Type: GrantFiled: May 8, 2009Date of Patent: November 16, 2010Assignee: Texas Instruments IncorporatedInventors: Thomas D. Bonifield, Brian E. Goodlin, Mona M. Eissa
-
Patent number: 7833858Abstract: Methods for forming semiconductor structures are provided for a semiconductor device employing a superjunction structure and overlying trench with embedded control gate. An embodiment comprises forming interleaved first and second spaced-apart regions of first and second semiconductor materials of different conductivity type and different mobilities so that the second semiconductor material has a higher mobility for the same carrier type than the first semiconductor material, and providing an overlying third semiconductor material in which a trench is formed with sidewalls having thereon a fourth semiconductor material that has a higher mobility than the third material, adapted to carry current between source regions, through the fourth semiconductor material in the trench and the second semiconductor material in the device drift space to the drain.Type: GrantFiled: July 29, 2009Date of Patent: November 16, 2010Assignee: Freesscale Semiconductor, Inc.Inventors: Edouard D. deFresart, Robert W. Baird
-
Patent number: 7808033Abstract: A semiconductor device of this invention is a single-layer gate nonvolatile semiconductor memory in which a floating gate having a predetermined shape is formed on a semiconductor substrate. This floating gate opposes a diffusion layer serving as a control gate via a gate oxide film and is capacitively coupled with the diffusion layer by using the gate oxide film as a dielectric film. The diffusion layer immediately below the dielectric film is insulated from the semiconductor substrate by an insulating film such as a silicon oxide film. A pair of diffusion layers are formed in surface regions of the semiconductor substrate on the two sides of the floating gate extending on a tunnel oxide film.Type: GrantFiled: July 27, 2006Date of Patent: October 5, 2010Inventor: Yoshihiro Kumazaki
-
Publication number: 20100244179Abstract: A method and structure for preventing latchup. The structure includes a latchup sensitive structure and a through wafer via structure bounding the latch-up sensitive structure to prevent parasitic carriers from being injected into the latch-up sensitive structure.Type: ApplicationFiled: March 26, 2009Publication date: September 30, 2010Applicant: INTERNATIONAL BUSINESS MACHINES CORPORATIONInventor: Steven H. VOLDMAN
-
Publication number: 20100230718Abstract: A semiconductor device has a first semiconductor layer of a first conductivity type and a second semiconductor layer of a second conductivity type complementary to the first conductivity type arranged in or on the first semiconductor layer. Further, the semiconductor device has a region of the first conductivity type arranged in the second semiconductor layer. A first electrode contacts the region of the first conductivity type and the second semiconductor layer. A first trench extends into the first semiconductor layer, and a voltage dependent short circuit diverter structure includes electrically conductive material arranged in the first trench and coupled to the first electrode and a highly-doped diverter region of the second conductivity type.Type: ApplicationFiled: March 11, 2009Publication date: September 16, 2010Applicant: INFINEON TECHNOLOGIES AUSTRIA AGInventors: Franz Hirler, Frank Dieter Pfirsch
-
Patent number: 7786533Abstract: A high-voltage transistor includes a drain, a source, and one or more drift regions extending from the drain toward the source. A field plate member laterally surrounds the drift regions and is insulated from the drift regions by a dielectric layer. It is emphasized that this abstract is provided to comply with the rules requiring an abstract that will allow a searcher or other reader to quickly ascertain the subject matter of the technical disclosure. It is submitted with the understanding that it will not be used to interpret or limit the scope or meaning of the claims. 37 CFR 1.72(b).Type: GrantFiled: February 3, 2005Date of Patent: August 31, 2010Assignee: Power Integrations, Inc.Inventor: Donald Ray Disney
-
Publication number: 20100181641Abstract: A semiconductor and method for manufacturing a semiconductor device. In one embodiment the method includes providing a semiconductor substrate with a first substrate surface and at least one trench having at least one trench surface. The trench extends from the first substrate surface into the semiconductor substrate. The trench has a first trench section and a second trench section. The trench surface is exposed in an upper portion of the first and second trench sections and covered with a first insulating layer in a lower portion. A second insulating layer is formed at least on the exposed trench surface in the upper portion. A conductive layer is formed on the second insulating layer at least in the upper portion, wherein the second insulating layer electrically insulates the conductive layer from the semiconductor substrate. The conductive layer is removed in the first trench section without removing the conductive layer in the second trench section.Type: ApplicationFiled: January 16, 2009Publication date: July 22, 2010Applicant: INFINEON TECHNOLOGIES AUSTRIA AGInventor: Oliver Blank
-
Patent number: 7737494Abstract: A semiconductor device includes a semiconductor layer with an impurity of a first conductivity type diffused therein, and a local insulating layer, source layer, and a drain layer formed therein. The drain layer has an impurity of a second conductivity type opposite to the first conductivity type. A gate electrode is formed over the semiconductor layer extending from over the local insulating layer to the source layer. A low-concentration diffusion layer is formed in the semiconductor layer below the drain layer. First and second gate insulating films are formed between the gate electrode and the semiconductor layer, and respectively extending from an end, on the source layer side, of the gate electrode to the local insulating layer without reaching the local insulating layer, and extending from an end on another side of the local insulting layer to the source layer.Type: GrantFiled: September 17, 2008Date of Patent: June 15, 2010Assignee: Oki Semiconductor Co., Ltd.Inventor: Hiroyuki Tanaka