Including Diffusion After Fusing Step Patents (Class 438/541)
-
Patent number: 8603901Abstract: A method including a phosphorous ion introduction step for implanting phosphorous ions from a side of a surface Si layer into an SOI substrate in which the surface Si layer and an embedded oxide layer having a predetermined thickness are formed on an Si base material layer to convert the embedded oxide layer into a PSG layer to lower a softening point. An SiC forming step is performed by heating the SOI substrate having the PSG layer formed therein in an atmosphere of hydrocarbon-based gas to convert the surface Si layer into SiC. Thereafter, the resulting substrate is cooled to form a single crystal SiC layer on a surface thereof.Type: GrantFiled: October 29, 2008Date of Patent: December 10, 2013Assignees: Air Water Inc., Osaka Prefecture University Public CorporationInventors: Katsutoshi Izumi, Takashi Yokoyama
-
Patent number: 8557692Abstract: A method of forming an integrated circuit includes providing a semiconductor wafer; and forming a fin field-effect transistor (FinFET) including implanting the semiconductor wafer using a hot-implantation to form an implanted region in the FinFET. The implanted region comprises a region selected from the group consisting essentially of a lightly doped source and drain region, a pocket region, and a deep source drain region.Type: GrantFiled: January 12, 2010Date of Patent: October 15, 2013Assignee: Taiwan Semiconductor Manufacturing Company, Ltd.Inventors: Chun Hsiung Tsai, Chien-Chang Su, Tsung-Hung Li, Da-Wen Lin, Wen-Sheh Huang
-
Publication number: 20100252837Abstract: A single crystal SiC substrate is produced with low cost in which a polycrystalline SiC substrate with relatively low cost is used as a base material substrate where the single crystal SiC substrate has less strain, good crystallinity and large size. The method including a P-type ion introduction step for implanting P-type ions from a side of a surface Si layer 3 into an SOI substrate 1 in which the surface Si layer 3 and an embedded oxide layer 4 having a predetermined thickness are foamed on an Si base material layer 2 to convert the embedded oxide layer 4 into a PSG layer 6 to lower a softening point, and an SiC forming step for heating the SOI substrate 1 having the PSG layer 6 formed therein in an atmosphere of hydrocarbon-based gas to convert the surface Si layer 3 into SiC, and thereafter, cooling the resulting substrate to foam a single crystal SiC layer 5 on a surface thereof.Type: ApplicationFiled: October 29, 2008Publication date: October 7, 2010Inventors: Katsutoshi Izumi, Takashi Yokoyama
-
Patent number: 7727868Abstract: A method and device for reducing a dopant diffusion rate in a doped semiconductor region is provided. The methods and devices include selecting a plurality of dopant elements. Selection of a plurality of dopant elements includes selecting a first dopant element with a first atomic radius larger than a host matrix atomic radius and selecting a second dopant element with a second atomic radius smaller than a host matrix atomic radius. The methods and devices further include selecting amounts of each dopant element of the plurality of dopant elements wherein amounts and atomic radii of each of the plurality of dopant elements complement each other to reduce a host matrix lattice strain. The methods and devices further include introducing the plurality of dopant elements to a selected region of the host matrix and annealing the selected region of the host matrix.Type: GrantFiled: August 30, 2005Date of Patent: June 1, 2010Assignee: Micron Technology, Inc.Inventors: Paul A. Farrar, Jerome M. Eldridge
-
Patent number: 7358168Abstract: A shallow junction that previously would require the use of a low-energy ion implanter can be directly formed by high-energy or middle-energy ion implanters such that the manufacturer need not purchase a new low-energy ion implanter. In one embodiment, an ion-implantation method for forming a shallow junction comprises providing a semiconductor substrate including at least one transistor structure. During ion implantation to form a shallow junction, a buffer layer is formed on the implantation region. The buffer layer has a predetermined thickness. Charged ions are implanted into the implantation region through the buffer layer by an energy provided by a middle-energy ion implanter, and the buffer layer is removed. The buffer layer is used for blocking the amount of the charged ions that will be implanted into the implantation region so as to form a shallow junction that would require a low-energy ion implanter without the buffer layer.Type: GrantFiled: August 17, 2004Date of Patent: April 15, 2008Assignee: Mosel Vitelic, Inc.Inventors: Chun Te Lin, Ta-Te Chen, Jen-Li Lo
-
Patent number: 7268065Abstract: A method of manufacturing a microelectronic device including forming an opening in a dielectric layer located over a substrate, forming a semi-conductive layer substantially conforming to the opening, and forming a conductive layer substantially conforming to the semi-conductive layer. At least a portion of the semi-conductive layer is doped by implanting through the conductive layer. The semi-conductive layer and the conductive layer may then be annealed.Type: GrantFiled: June 18, 2004Date of Patent: September 11, 2007Assignee: Taiwan Semiconductor Manufacturing Company, Ltd.Inventors: Chen-Tung Lin, Chih-Wei Chang, Chii-Ming Wu, Mei-Yun Wang, Chiang-Ming Chuang, Shau-Lin Shue
-
Patent number: 7082346Abstract: A semiconductor manufacturing apparatus which continuously executes oxidation and CVD in a multiprocess apparatus includes an internal apparatus controller which selects the type of process and supplies a start signal and stop signal for the process to the multiprocess apparatus, and a process controller which calculates the process state for each process on the basis of the internal information of the apparatus. Upon receiving the stop signal from the controller, the controller sends the stop signal to the multiprocess apparatus to stop the current process by the multiprocess apparatus and switches to the next process.Type: GrantFiled: June 10, 2003Date of Patent: July 25, 2006Assignee: Kabushiki Kaisha ToshibaInventors: Kazuo Saki, Yukihiro Ushiku
-
Patent number: 6830995Abstract: Provided is a method of heating a semiconductor substrate having a surface of a III-V compound semiconductor containing phosphorus as a group V constituent element. The method comprises the steps of: (a) providing an alloy in a heating furnace, the alloy including tin, indium, and phosphorus as main constituents; and (b) raising a temperature of the article in an atmosphere containing vapor of phosphorus supplied from the alloy.Type: GrantFiled: February 26, 2003Date of Patent: December 14, 2004Assignee: Sumitomo Electric Industries, Ltd.Inventors: Yasuhiro Iguchi, Takashi Ishizuka
-
Patent number: 6815229Abstract: A system and method for analyzing sheet resistivity of a layer on a wafer employing electrical methods and for controlling rapid thermal annealing (RTA) of the layer is provided. The system includes components for performing RTA on the layer and components for analyzing the sheet resistivity of one or more portions of the layer upon which RTA was performed. The system further includes a feedback generator adapted to accept sheet resistivity data and to produce feedback information that can be used to control the RTA components. The system further includes a data store that can be employed in machine learning and/or to facilitate generating feedback information that can be employed to control RTA and a monitoring application that can be employed to schedule maintenance on the various components in the system.Type: GrantFiled: March 12, 2001Date of Patent: November 9, 2004Assignee: Advanced Micro Devices, Inc.Inventors: Arvind Halliyal, Ramkumar Subramanian, Bhanwar Singh
-
Patent number: 6723541Abstract: A method of producing a strain-relaxed Si—Ge virtual substrate for use in a semiconductor substrate which is planar and of less defects for improving the performance of a field effect semiconductor device, which method comprises covering an Si—Ge layer formed on an SOI substrate with an insulating layer to prevent evaporation of Ge, heating the mixed layer of silicon and germanium at a temperature higher than a solidus curve temperature determined by the germanium content of the Si—Ge layer into a partially melting state, and diffusing germanium to the Si layer on the insulating layer, thereby solidifying the molten Si—Ge layer to obtain a strain-relaxed Si—Ge virtual substrate.Type: GrantFiled: June 7, 2002Date of Patent: April 20, 2004Assignee: Hitachi, Ltd.Inventors: Nobuyuki Sugii, Shinya Yamaguchi, Katsuyoshi Washio
-
Patent number: 6559039Abstract: A method for depositing doped polycrystalline or amorphous silicon film. The method includes placing a substrate onto a susceptor. The susceptor includes a body having a resistive heater therein and a thermocouple in physical contact with the resistive heater. The susceptor is located in the process chamber such that the process chamber has a top portion above the susceptor and a bottom portion below the susceptor. The method further includes heating the susceptor. The method further includes providing a process gas mix into the process chamber through a shower head located on the susceptor. The process gas mix includes a silicon source gas, a dopant gas, and a carrier gas. The carrier gas includes nitrogen. The method further includes forming the doped silicon film from the silicon source gas.Type: GrantFiled: May 15, 2001Date of Patent: May 6, 2003Assignee: Applied Materials, Inc.Inventors: Shulin Wang, Lee Luo, Steven A. Chen, Errol Sanchez, Xianzhi Tao, Zoran Dragojlovic, Li Fu
-
Patent number: 6500741Abstract: An electrical device such as a diode usable in high voltage applications wherein the electrical device is fabricated from a method which yields a plurality of high voltage electrical devices, the present method including providing a substrate of a semiconductor material having a predetermined substrate conductive type, the substrate being typically formed from a monocrystalline growth method, forming a second epitaxial layer contiguous with the upper surface of the substrate, the epitaxial layer having a predetermined second layer conductive type, and thereafter forming a top layer of dopant material in a predetermined pattern upon the upper surface of the second epitaxial layer. This predetermined pattern of dopant material typically takes the form of an array of patches which can be achieved through either a masking and etching process, or through a screen printing process.Type: GrantFiled: March 28, 2002Date of Patent: December 31, 2002Assignee: Fabtech, Inc.Inventors: Walter R. Buchanan, Roman J. Hamerski
-
Patent number: 6479885Abstract: An electrical device such as a diode usable in high voltage applications wherein the electrical device is fabricated from a method which yields a plurality of high voltage electrical devices, the present method including providing a substrate of a semiconductor material having a predetermined substrate conductive type, the substrate being typically formed from a monocrystalline growth method, forming a second epitaxial layer contiguous with the upper surface of the substrate, the epitaxial layer having a predetermined second layer conductive type, and thereafter forming a top layer of dopant, material in a predetermined pattern upon the upper surface of the second epitaxial layer. This predetermined pattern of dopant material typically takes the form of an array of patches which can be achieved through either a masking and etching process, or through a screen printing process.Type: GrantFiled: March 28, 2002Date of Patent: November 12, 2002Assignee: Fabtech, Inc.Inventors: Walter R. Buchanan, Roman J. Hamerski
-
Patent number: 6376346Abstract: An electrical device such as a diode usable in high voltage applications wherein the electrical device is fabricated from a method which yields a plurality of high voltage electrical devices, the present method including providing a substrate of a semiconductor material having a predetermined substrate conductive type, the substrate being typically formed from a monocrystalline growth method, forming a second epitaxial layer contiguous with the upper surface of the substrate, the epitaxial layer having a predetermined second layer conductive type, and thereafter forming a top layer of dopant material in a predetermined pattern upon the upper surface of the second epitaxial layer. This predetermined pattern of dopant material typically takes the form of an array of patches which can be achieved through either a masking and etching process, or through a screen printing process.Type: GrantFiled: September 28, 2000Date of Patent: April 23, 2002Assignee: FabTech, Inc.Inventors: Walter R. Buchanan, Roman J. Hamerski
-
Publication number: 20020022367Abstract: A method for fabricating a semiconductor substrate includes forming a suicide layer at a predetermined portion of a semiconductor substrate, implanting two or more impurity ions before annealing, and forming an impurity region in the semiconductor substrate by annealing the silicide layer and by diffusing the impurity ions from the silicide layer into the semiconductor substrate. Accordingly, the present invention can improve reliability and performance of a semiconductor device by reducing dopant loss and leakage current of a PN junction in the substrate and by decreasing a sheet resistance of the silicide layer. The dose of the second implanter ions is about one hundred to one thousand times less than the dose of the first implanted ions.Type: ApplicationFiled: November 5, 1999Publication date: February 21, 2002Inventors: JI SOO PARK, DONG KYUN SON
-
Patent number: 6251800Abstract: An ultrathin gate dielectric and a method for forming the same are provided. The gate dielectric is believed to allow enhanced performance of semiconductor devices including transistors and dual-gate memory cells. A low-power, low-pressure plasma-enhanced chemical vapor deposition (PECVD) method employing silane and nitrous oxide sources is used to deposit the dielectric. As compared to conventional PECVD deposition, the method uses lower silane and nitrous oxide flow rates, a more dilute silane in nitrogen mixture, a lower chamber pressure, and a lower radio frequency power density. These settings allow plasma conditions to stabilize so that deposition may be performed in time increments at least as short as 0.1 second, so that oxide thicknesses at least as small as one angstrom may be controllably deposited. The oxide is preferably deposited in portions at multiple substrate mounting positions in a deposition chamber.Type: GrantFiled: January 6, 1999Date of Patent: June 26, 2001Assignee: Advanced Micro Devices, Inc.Inventors: Sey-Ping Sun, Mark I. Gardner, Charles E. May
-
Patent number: 6220091Abstract: The present invention provides methods and systems for forming deposition films on semiconductor wafers. In particular, the present invention measures the amount of liquid remaining in a bubbler ampule of a semiconductor processing system used for chemical vapor deposition (CVD) on a semiconductor wafer. More particularly, measurements are made when gas has stopped flowing through the ampule, and the liquid is in a static condition. The system of the present invention comprises a container containing a liquid, a gas inlet for introduction of gas into the liquid, a gas outlet, and a pressure transducer fluidly connected to the gas inlet and the gas outlet. The device measures the amount of liquid in a bubbler ampule through measurements of gas pressure differential between gas exiting a nozzle near the bottom of the liquid and gas located above the level of the liquid. The depth of liquid remaining in the ampule may be extrapolated from the measured pressure differential.Type: GrantFiled: November 24, 1997Date of Patent: April 24, 2001Assignee: Applied Materials, Inc.Inventors: Fufa Chen, Yu Chang, Gwo Tzu
-
Patent number: 6156122Abstract: The present invention is characterized by setting a filter in the O.sub.3 -pipe of the depositor used to depositing a dielectric layer, wherein the filter is used to adsorb the metallic impurities in the O.sub.3 /O.sub.2 pipe. Therefore, the content of metallic impurities in the deposited dielectric layer can be efficiently reduced.Type: GrantFiled: September 9, 1999Date of Patent: December 5, 2000Assignee: Winbond Electronics Corp.Inventor: Ching-Lun Lee
-
Patent number: 5994209Abstract: The present invention provides systems, methods and apparatus for high temperature (at least about 500-800.degree. C.) processing of semiconductor wafers. The systems, methods and apparatus of the present invention allow multiple process steps to be performed in situ in the same chamber to reduce total processing time and to ensure high quality processing for high aspect ratio devices. Performing multiple process steps in the same chamber also increases the control of the process parameters and reduces device damage. In particular, the present invention can provide high temperature deposition, heating and efficient cleaning for forming dielectric films having thickness uniformity, good gap fill capability, high density, low moisture, and other desired characteristics.Type: GrantFiled: November 13, 1996Date of Patent: November 30, 1999Assignee: Applied Materials, Inc.Inventors: Ellie Yieh, Li-Qun Xia, Paul Gee, Bang Nguyen
-
Patent number: 5766695Abstract: The number of surface defects in semiconductor materials having a volatile species, particulary group-III nitride-based semiconductor devices, are reduced by first implanting species atoms into the semiconductor sample to fill some of the surface layer species vacancies created by growth and device fabrication processes, and then rapid thermal annealing the sample to repair broken bonds and crystalline defects and to move implanted species atoms from interstitial to substitutional sites. An optional third step deposits a dummy layer on the sample surface prior to implantation, making possible an implantation profile that places a higher density of species atoms in the surface layer than is attainable without the dummy layer and to inhibit species atoms from leaving the sample during high-temperature processing steps that follow.Type: GrantFiled: November 26, 1996Date of Patent: June 16, 1998Assignee: Hughes Electronics CorporationInventors: Chanh N. Nguyen, Robert G. Wilson