Making Oxide-nitride-oxide Device Patents (Class 438/954)
-
Patent number: 6803279Abstract: A method of fabricating an oxide-nitride-oxide (ONO) layer in a memory cell to retain charge well in the nitride layer includes the steps of forming a bottom oxide layer on a substrate, depositing a nitride layer and oxidizing a top oxide layer, thereby causing oxygen to be introduced into the nitride layer. Another method includes the steps of forming a bottom oxide layer on a substrate, depositing a nitride layer and oxidizing a portion of a top oxide layer, thereby causing oxygen to be introduced into the nitride layer and depositing a remaining portion of the top oxide layer, thereby assisting in controlling the amount of oxygen introduced into the nitride layer. A farther method includes the steps of forming a bottom oxide layer on a substrate, depositing a nitride layer, depositing a portion of a top oxide layer and oxidizing a remaining portion of the top oxide layer, thereby causing oxygen to be introduced into the nitride layer.Type: GrantFiled: October 1, 2001Date of Patent: October 12, 2004Assignee: Saifun Semiconductors Ltd.Inventor: Boaz Eitan
-
Patent number: 6803280Abstract: A dielectric insulating composite for insulating a floating gate from a control gate in a non-volatile memory is described. A material, such as an undoped polysilicon, amorphous silicon, or amorphous polysilicon or a silicon rich nitride, is inserted in the gate structure. The oxide film that results from the oxidation of these films is relatively free from impurities. As a result, charge leakage between the floating gate and control gate is reduced.Type: GrantFiled: January 30, 2002Date of Patent: October 12, 2004Assignee: Micron Technology, Inc.Inventors: Michael Nuttall, Garry A. Mercaldi
-
Publication number: 20040197995Abstract: A method of manufacturing a twin-ONO-type SONOS memory using a reverse self-alignment process, wherein an ONO dielectric layer is formed under a gate and physically separated into two portions using a reverse self-alignment process irrespective of photolithographic limits. To facilitate the reverse self-alignment, a buffer layer and spacers for defining the width of the ONO dielectric layer are adopted. Thus, the dispersion of trapped charges during programming and erasing can be appropriately adjusted, thus improving the characteristics of the SONOS. The present invention prevents the redistribution of charges in time after the programming and erasing operations.Type: ApplicationFiled: February 20, 2004Publication date: October 7, 2004Inventors: Yong-kyu Lee, Jeong-uk Han, Sung-taeg Kang, Jong-duk Lee, Byung-gook Park
-
Publication number: 20040191989Abstract: A method of protecting a SONOS flash memory cell from UV-induced charging, including fabricating a SONOS flash memory cell in a semiconductor device; and depositing over the SONOS flash memory cell at least one UV-protective layer, the UV-protective layer including a substantially UV-opaque material. In one embodiment, the device includes a substantially UV-opaque sub-layer of a contact cap layer or a substantially UV-opaque contact cap layer.Type: ApplicationFiled: April 5, 2004Publication date: September 30, 2004Inventors: Minh V. Ngo, Tazrien Kamal, Mark T. Ramsbey, Arvind Halliyal, Jaeyong Park, Ning Cheng, Jeff P. Erhardt, Clarence B. Ferguson, Jeffrey A. Shields, Angela T. Hui, Robert A. Huertas, Tyagamohan Gottipati
-
Patent number: 6764902Abstract: Described is a semiconductor device having a silicon oxide (SiO2) film into which nitrogen atoms, in a range between approximately 2×1020 atoms/cm3 or more and 2×1021 atoms/cm3 or less, are introduced, used as an insulator film in the semiconductor device. For example, the device can be a nonvolatile memory device, and the silicon oxide film can be used as an insulator film between, e.g., a floating gate electrode and control gate electrode of the nonvolatile memory device. Stable operations and a retention capability of a nonvolatile memory device are obtained even if the nonvolatile memory device is scaled. Moreover, a programming voltage can be lowered. Also described are methods of fabricating the semiconductor device.Type: GrantFiled: March 3, 2003Date of Patent: July 20, 2004Assignee: Renesas Technology Corp.Inventors: Takashi Kobayashi, Atsuko Katayama
-
Patent number: 6756271Abstract: The invention proposes to simplify fabrication of the twin MONOS memory array. The twin MONOS memory array can be embedded into a standard CMOS circuit by the process of the present invention by adding only three additional mask levels. Conventional floating gate devices need ten or more extra masks. In the present invention, the unique twin MONOS process steps can be inserted into the standard CMOS process flow without any parameter modifications. The present invention also achieves increased endurance by means of reducing the widths of the sidewall control gate and underlying nitride storage region.Type: GrantFiled: March 12, 2003Date of Patent: June 29, 2004Assignee: Halo LSI, Inc.Inventors: Kimihiro Satoh, Tomoya Saito, Seiki Ogura
-
Patent number: 6753224Abstract: A new Inter Poly Dielectric (IPD) layer is provided for use in creating ultra-small gate electrodes. A first and a second high-k dielectric film are provided which remain amorphous at relatively high processing temperatures. The first high-k dielectric film is of Al3O5—ZrO2—Al3O5, the second high-k dielectric film is aluminum doped ZrO2 or HfO2.Type: GrantFiled: December 19, 2002Date of Patent: June 22, 2004Assignee: Taiwan Semiconductor Manufacturing CompanyInventors: Yeou-Ming Lin, Tuo-Hung Hou
-
Patent number: 6750103Abstract: A method of fabricating nitride read-only memory (NROM) cells and arrays. The memory device is formed on a substrate. Each memory cell comprises a pair of bit lines extending in a first direction across the substrate, a pair of bit line dielectrics overlaying and covering the pair of bit lines, a charge-trapping layer formed over the channel region between the pair of bit lines, and a conductive connecting block formed on the charge-trapping layer. The charge-trapping layer comprising two oxide-nitride-oxide (ONO) structures separated by a gate oxide layer, where each ONO structures comprises a layer of nitride sandwiched between a bottom oxide layer and a top oxide layer. A plurality of straight, parallel-edged word lines extend across the substrate in a second direction and cross over the bit lines and channel regions. Each word line comprises a conductive material and is separated from the substrate by the conductive connecting blocks and bit lines dielectrics.Type: GrantFiled: February 27, 2002Date of Patent: June 15, 2004Assignees: Advanced Micro Devices, Inc., Fujitsu LimitedInventors: Masaaki Higashitani, Mark Randolph
-
Patent number: 6746922Abstract: A dielectric insulating composite for insulating a floating gate from a control gate in a non-volatile memory is described. A material, such as an undoped polysilicon, amorphous silicon, or amorphous polysilicon or a silicon rich nitride, is inserted in the gate structure. The oxide film that results from the oxidation of these films is relatively free from impurities. As a result, charge leakage between the floating gate and control gate is reduced.Type: GrantFiled: January 30, 2002Date of Patent: June 8, 2004Assignee: Micron Technology, Inc.Inventors: Michael Nuttall, Garry A. Mercaldi
-
Publication number: 20040084736Abstract: A gate electrode is formed on a substrate via a gate insulating film. The gate insulating film includes a high dielectric constant film containing a metal, oxygen and hydrogen, and a lower barrier film formed below the high dielectric constant film and containing a metal, oxygen, silicon and nitrogen.Type: ApplicationFiled: June 25, 2003Publication date: May 6, 2004Applicant: MATSUSHITA ELECTRIC INDUSTRIAL CO., LTD.Inventor: Yoshinao Harada
-
Patent number: 6730615Abstract: An optical device having a high reflector tunable stress coating includes a micro-electromechanical system (MEMS) platform, a mirror disposed on the MEMS platform, and a multiple layer coating disposed on the mirror. The multiple layer coating includes a layer of silver (Ag), a layer of silicon dioxide (SiO2) deposited on the layer of Ag, a layer of intrinsic silicon (Si) deposited on the layer of SiO2, and a layer of silicon oxynitride (SiOxNy) deposited on the layer of Si. The concentration of nitrogen is increased and/or decreased to tune the stress (e.g., tensile, none, compressive).Type: GrantFiled: February 19, 2002Date of Patent: May 4, 2004Assignee: Intel CorporationInventor: Michael Goldstein
-
Patent number: 6730564Abstract: The present invention provides a process for saliciding word lines in a virtual ground array flash memory device without causing shorting between bit lines. According to one aspect of the invention, saliciding takes place prior to patterning one or more layers of a memory cell stack. The unpatterned layers protect the substrate between word lines from becoming salicided. The invention provides virtual ground array flash memory devices with doped and salicided word lines, but no shorting between bit lines, even in virtual ground arrays where there are no oxide island isolation regions between word lines. Potential advantages of such structures include reduced size, reduced number of processing steps, and reduced exposure to high temperature cycling.Type: GrantFiled: August 12, 2002Date of Patent: May 4, 2004Assignee: FASL, LLCInventors: Mark T. Ramsbey, Yu Sun, Chi Chang, Hidehiko Shiraiwa
-
Patent number: 6723605Abstract: A method is provided for manufacturing a MirrorBit® Flash memory with high conductivity bitlines and shallow trench isolation integration. A hard mask is formed over a substrate and used to form a core trench and a shallow trench isolation (STI) trench. The trenches are filled with an insulating material in an STI fill process. A core mask is formed over the STI trenches and exposing the core trenches. The insulating material is removed from the core trenches and the core and hard mask are removed. A doped bitline material is deposited on the surface of the semiconductor, which fills the core trench. The surface of the semiconductor is planarized, inlaying insulating material and doped bitline material in the trenches. A thermal anneal causes the dopant diffusion from the doped bitline material into the substrate to form the high conductivity bitlines.Type: GrantFiled: December 15, 2001Date of Patent: April 20, 2004Assignee: Advanced Micro Devices, Inc.Inventors: Jeffrey P. Erhardt, Kashmir S. Sahota
-
Patent number: 6716715Abstract: A method for manufacturing a DRAM cell including two active word lines having a drain region and distinct source regions, including, after the forming of insulated conductive lines, the steps of: depositing a first, then a second selectively etchable insulating layers; etching the second insulating layer to only maintain it above conductive lines; depositing and leveling a third insulating layer selectively etchable with respect to at least the second insulating layer; opening the first and third insulating layers to expose the drain region and an insulating trench; filling the previously-formed opening with a conductive material; polishing the entire structure; and depositing a fourth insulating layer, selectively etchable with respect to the third insulating layer.Type: GrantFiled: October 26, 2001Date of Patent: April 6, 2004Assignee: STMicroelectronics S.A.Inventor: Jérõme Ciavatti
-
Patent number: 6713332Abstract: Methods for making a nonvolatile memory device, such as an NROM device that has an oxide-nitride-oxide layer beneath at least one word line structure, are disclosed. The oxide-nitride-oxide layer is in the form of a plurality of oxide-nitride block structures disposed over an oxide layer, with each of the oxide-nitride block structures overlapping two adjoining bit lines. A dielectric resolution enhancement coating technique is performed to precisely control the oxide-nitride block structure dimensions.Type: GrantFiled: May 13, 2002Date of Patent: March 30, 2004Assignee: Macronix International Co., Ltd.Inventor: Chia-Chi Chung
-
Patent number: 6706598Abstract: A method of fabricating a discrete NROM cell by a self-aligned process includes providing a substrate with an ONO layer, wherein the ONO layer includes a top oxide layer, a nitride layer and a bottom oxide layer. The top oxide layer is etched to form a discrete top oxide layer. Disposable spacers are formed at the sidewalls of the discrete top oxide layer. A bit line and pocket implant are implanted by a self-aligned process. The discrete top oxide layer is removed, and the nitride layer is etched according to the disposable spacers. The disposable spacers are removed to form discrete nitrides. The bottom oxide layer is etched according to the discrete nitride layer to form discrete pillars, so that a channel is formed between two discrete pillars. Channel oxides are formed in the channels. An oxide layer is formed over the discrete channel oxides and the discrete nitrides.Type: GrantFiled: June 28, 2002Date of Patent: March 16, 2004Assignee: Macronix International Co., Ltd.Inventor: Erh-Kun Lai
-
Patent number: 6677200Abstract: A method of forming a non-volatile memory having a floating trap-type device is disclosed in the present invention. In the method, a relatively thick thermal oxide layer is formed at a semiconductor substrate and patterned to leave a thick thermal oxide pattern at a high-voltage region (a high-voltage region defining step). An oxide-nitride-oxide (ONO) layer is formed over substantially the entire surface (the substantial surface) of the semiconductor substrate and patterned to leave an ONO pattern at a cell memory region (a cell memory region defining step). After the high-voltage region defining step and the cell memory region defining step, a thermal oxidizing process is performed with respect to the semiconductor substrate where a low-voltage region is exposed, thereby forming a relatively thin gate insulation layer for a low-voltage type device (a low-voltage region defining region).Type: GrantFiled: July 12, 2002Date of Patent: January 13, 2004Assignee: Samsung Electronics Co., Ltd.Inventors: Chang-Hyun Lee, Jung-Dal Choi, Sung-Hoi Hur
-
Patent number: 6677255Abstract: A method of manufacturing a semiconductor device including providing a first layer, forming a layer of stacked oxide-nitride-oxide layer over the first layer, depositing a first silicon layer over the layer of stacked oxide-nitride-oxide layer, providing a layer of photoresist over the first silicon layer, patterning and defining the photoresist layer, etching the first silicon layer and stacked oxide-nitride-oxide layer unmasked by the photoresist, removing the photoresist layer, providing a cleaning solution to the stacked oxide-nitride-oxide layer with the first silicon layer as a mask, and depositing a second layer of polysilicon over the first silicon layer to form a combined silicon layer.Type: GrantFiled: August 29, 2002Date of Patent: January 13, 2004Assignee: Macroniox International Co., Ltd.Inventors: Hsueh-Hao Shih, Kuang-Chao Chen
-
Publication number: 20040005761Abstract: A method is provided for manufacturing a MONOS type non-volatile memory device. The method comprises the following steps: a step of pattering a stopper layer and a first conductive layer; a step of forming an ONO film composed of a first silicon oxide layer, a silicon nitride layer and a second silicon oxide layer above a semiconductor substrate and on both sides of the first conductive layer; a step of forming a second conductive layer above the ONO film 220; a step of anisotropically etching the second conductive layer, and then isotropically etching the same, thereby forming control gates in the form of sidewalls through the ONO films on both side surfaces of the first conductive layer; and a step of patterning the first conductive layer to form a word gate.Type: ApplicationFiled: February 10, 2003Publication date: January 8, 2004Inventor: Takumi Shibata
-
Patent number: 6667232Abstract: A method of forming a dielectric layer suitable for use as the gate dielectric layer in a MOSFET includes passivating the surface of a semiconductor substrate at a temperature less than approximately 80° C. and nitridizing the passivation layer. In particular embodiments, passivating a silicon wafer includes forming a hydroxy-silicate layer at approximately 24° C. In a further aspect of the present invention, an integrated circuit includes a plurality of insulated gate field effect transistors, wherein various ones of the plurality of transistors have gate dielectric layers of the nitridized passivation layer.Type: GrantFiled: December 8, 1998Date of Patent: December 23, 2003Assignee: Intel CorporationInventors: Steven J. Keating, Robert S. Chau, Reza Arghavani, Jack T. Kavalieros, Douglas W. Barlage
-
Publication number: 20030232507Abstract: A method for manufacturing an integrated circuit device includes forming a multi-layer film, such as an ONO film, on a surface of the substrate, the multi-layer film including the first layer of silicon oxide, a middle layer of silicon nitride, and a top layer of silicon oxide. The top layer of silicon oxide has an exposed surface. Next, the process involves exposing the exposed surface of the top layer of the multi-layer film to a plasma containing nitrogen radicals, to form a nitrided layer of oxide on the exposed surface. The nitrided layer of oxide on the top layer of silicon oxide in the multi-layer film has a thickness sufficient to protect the multi-layer film from damage during subsequent cleaning steps, used for example to prepare the substrate for formation of gate oxides in regions remote from the multi-layer film.Type: ApplicationFiled: June 12, 2002Publication date: December 18, 2003Applicant: Macronix International Co., Ltd.Inventor: Cheng Shun Chen
-
Patent number: 6642113Abstract: A non-volatile memory capable of preventing the antenna effect and the fabrication thereof are described. The non-volatile memory includes a word-line having a high resistance portion and a memory cell portion on a substrate and a charge trapping layer located between the word-line and the substrate. The high resistance portion is electrically connected with a grounding doped region in the substrate and the memory cell portion is electrically connected with a metal interconnect over the substrate.Type: GrantFiled: April 23, 2002Date of Patent: November 4, 2003Assignee: Macronix International Co., Ltd.Inventors: Tung-Cheng Kuo, Chien-Hung Liu, Shyi-Shuh Pan, Shou-Wei Huang
-
Patent number: 6642573Abstract: A process for fabrication of a semiconductor device including a modified ONO structure, comprising forming the modified ONO structure by providing a semiconductor substrate; forming a first dielectric material layer on the semiconductor substrate; depositing a silicon nitride layer on the first dielectric material layer; and forming a top dielectric material layer, wherein at least one of the bottom dielectric material layer and the top dielectric material layer comprise a mid-K or a high-K dielectric material. The semiconductor device may be, e.g., a SONOS two-bit EEPROM device or a floating gate flash device including the modified ONO structure.Type: GrantFiled: March 13, 2002Date of Patent: November 4, 2003Assignee: Advanced Micro Devices, Inc.Inventors: Arvind Halliyal, Mark T. Ramsbey, Wei Zhang, Mark W. Randolph, Fred T. K. Cheung
-
Patent number: 6624023Abstract: The method for improving the performance of flash memory. A substrate is proved. A tunnel oxide layer is formed on the substrate. There two gate, structure are formed on the tunnel oxide layer. The gate structure including a first polysilicon layer as a floating gate, an interpoly dielectric layer such as ONO layer on the floating gate, a second polysilicon layer as a control gate on the interpoly dielectric layer. Moreover, the poly stringer is exit between the gates, wherein the poly stringer is unmovied after etched. Next, the oxygen free radical process cell oxidation is processed. The results ONO encroachment is very slightly then improvement of 6% GCR with pre-mixing gas process cell oxidation can increase operation speed by more than 5 times and eliminated poly stringer.Type: GrantFiled: May 23, 2002Date of Patent: September 23, 2003Assignee: Macronix International Co., Ltd.Inventors: Tzung-Ting Han, Chun-Lein Su, Chin-Ta Su
-
Patent number: 6610570Abstract: A double-bit non-volatile memory structure and a method of forming the structure. The main body of the structure is an array of double-bit memory cells partitioned out by mutually crossing isolation lines and bit lines. Each memory cell includes a pair of stacked gate structures, a doped region in between the stacked gate structures and a pair of common source/drain regions for the pair of stacked gate structures. Each control gate within the pair of stacked gate structures connects electrically with a neighboring word line and each source/drain region connects electrically with a bit line. To form the structure, a plurality of isolation lines is formed over a substrate and then a plurality of linear multi-layered structures perpendicular to the isolation lines are formed over the isolation lines. A pair of neighboring linear multi-layered structures forms a grid unit. Thereafter, source/drain regions and bit lines are formed between various grid units.Type: GrantFiled: September 13, 2002Date of Patent: August 26, 2003Assignee: United Microelectronics Corp.Inventor: Chin-Yang Chen
-
Publication number: 20030155632Abstract: An optical device having a high reflector tunable stress coating includes a micro-electromechanical system (MEMS) platform, a mirror disposed on the MEMS platform, and a multiple layer coating disposed on the mirror. The multiple layer coating includes a layer of silver (Ag), a layer of silicon dioxide (SiO2) deposited on the layer of Ag, a layer of intrinsic silicon (Si) deposited on the layer of SiO2, and a layer of silicon oxynitride (SiOxNy) deposited on the layer of Si. The concentration of nitrogen is increased and/or decreased to tune the stress (e.g., tensile, none, compressive).Type: ApplicationFiled: February 19, 2002Publication date: August 21, 2003Inventor: Michael Goldstein
-
Patent number: 6596585Abstract: Described is a semiconductor device having a silicon oxide (SiO2) film into which nitrogen atoms, in a range between approximately 2×1020 atoms/cm3 or more and 2×1021 atoms/cm3 or less, are introduced, used as an insulator film in the semiconductor device. For example, the device can be a nonvolatile memory device, and the silicon oxide film can be used as an insulator film between, e.g., a floating gate electrode and control gate electrode of the nonvolatile memory device. Stable operations and a retention capability of a nonvolatile memory device are obtained even if the nonvolatile memory device is scaled. Moreover, a programming voltage can be lowered. Also described are methods of fabricating the semiconductor device.Type: GrantFiled: August 20, 2001Date of Patent: July 22, 2003Assignee: Hitachi, Ltd.Inventors: Takashi Kobayashi, Atsuko Katayama
-
Publication number: 20030119246Abstract: A gate oxide and method of fabricating a gate oxide that produces a more reliable and thinner equivalent oxide thickness than conventional SiO2 gate oxides are provided. Gate oxides formed from alloys such as cobalt-titanium are thermodynamically stable such that the gate oxides formed will have minimal reactions with a silicon substrate or other structures during any later high temperature processing stages. The process shown is performed at lower temperatures than the prior art, which inhibits unwanted species migration and unwanted reactions with the silicon substrate or other structures. Using a thermal evaporation technique to deposit the layer to be oxidized, the underlying substrate surface smoothness is preserved, thus providing improved and more consistent electrical properties in the resulting gate oxide.Type: ApplicationFiled: December 20, 2001Publication date: June 26, 2003Applicant: Micron Technology, Inc.Inventors: Kie Y. Ahn, Leonard Forbes
-
Patent number: 6583066Abstract: A method for etching an oxide-nitride-oxide (ONO) layer fabricated on a semiconductor wafer, the ONO layer including a lower oxide layer, a nitride layer located over the lower oxide layer, and an upper oxide layer located over the nitride layer. The method includes the steps of removing the upper oxide layer and a portion of the nitride layer using an isotropic plasma enhanced etch, and then removing the remainder of the nitride layer and a portion of the lower oxide layer using an isotropic plasma enhanced etch, wherein the semiconductor wafer is not exposed through the lower oxide layer. The method can be used to form gate electrodes and diffusion bit liens in a fieldless array of non-volatile memory cells.Type: GrantFiled: October 15, 2001Date of Patent: June 24, 2003Assignee: Tower Semiconductor, Ltd.Inventors: Efraim Aloni, Shai Kfir, Menchem Vofsy, Avi Ben-Guioui
-
Patent number: 6576978Abstract: The present disclosure is directed to the use of non-ion-implanted silicon oxynitride films as resistive elements. Such films have been traditionally used in semiconductor processing as antireflective coatings, but their utility as highly resistive circuit elements has heretofore not been realized. Such films find specific utility when used as the load resistors in a 4-T SRAM cell.Type: GrantFiled: June 29, 2001Date of Patent: June 10, 2003Assignee: Micron Technology, Inc.Inventor: Jigish D. Trivedi
-
Patent number: 6566196Abstract: In a nonvolatile memory, a floating gate (124) is covered with ONO (98), and a control gate polysilicon layer (124) is formed on the ONO. After the control gate is patterned, the control gate sidewalls are oxidized to form a protective layer (101) of silicon dioxide. This oxide protects the control gate polysilicon during a subsequent etch of the silicon nitride portion (98.2) of the ONO. Therefore, the silicon nitride can be removed with an isotropic etch. A potential damage to the substrate isolation dielectric (210) is therefore reduced. Other embodiments are also provided.Type: GrantFiled: May 15, 2002Date of Patent: May 20, 2003Assignee: Mosel Vitelic, Inc.Inventors: Barbara Haselden, Chia-Shun Hsiao, Chunchieh Huang, Jin-Ho Kim, Chung Wai Leung, Kuei-Chang Tsai
-
Patent number: 6555436Abstract: One aspect of the present invention relates to a method of forming a non-volatile semiconductor memory device, involving the sequential or non-sequential steps of forming a charge trapping dielectric over a substrate, the substrate having a core region and a periphery region; removing at least a portion of the charge trapping dielectric in the periphery region; forming a gate dielectric in the periphery region; forming buried bitlines in the core region; and forming gates in the core region and the periphery region.Type: GrantFiled: August 19, 2002Date of Patent: April 29, 2003Assignees: Advanced Micro Devices, Inc., Fujitsu LimitedInventors: Mark T. Ramsbey, Jean Y. Yang, Hidehiko Shiraiwa, Michael A. Van Buskirk, David M. Rogers, Ravi Sunkavalli, Janet Wang, Narbeh Derhacobian, Yider Wu
-
Patent number: 6548318Abstract: A fabrication method for a multi-layered thin film protective layer which is applicable on a substrate comprising a peripheral circuit area and a pixel cell area is described. Metal layers and pixel cells are formed on the peripheral circuit area and the pixel cell area, respectively, wherein an insulation material is formed in the interspace between the metal layers and between the pixel cells to provide a sufficient separation. Thereafter, a first oxide layer, a silicon nitride layer and a second oxide layer are sequentially formed on the pixel cells and the metal layers. The second oxide layer is then patterned to define a pre-determined position of a pad spacer in the pixel cell area and the peripheral circuit area. The silicon nitride layer and the first oxide layer are further defined to form a first protective layer in the peripheral circuit area and to from a pad spacer in the pixel cell area exposing the pixel cells. A second protective layer is then formed on the exposed pixel cells.Type: GrantFiled: October 24, 2001Date of Patent: April 15, 2003Assignee: United Microelectronics Corp.Inventors: Wei-Shiau Chen, Kao-Su Huang
-
Patent number: 6548425Abstract: The present invention fabricates an oxide-nitride-oxide (ONO) layer of an NROM. A first oxide layer is formed on the surface of the substrate of a semiconductor wafer. Then two CVD processes are performed to respectively form a first nitride layer and a second nitride layer on the surface of the first oxide layer, and the boundary between the second nitride layer and the first nitride layer is so forming an interface. Thereafter, a second oxide layer is formed on the surface of the second nitride layer completing the process of manufacturing the ONO layer. The second nitride layer and the first nitride layer are used as a floating gate of the NROM, and the interface is used as a deep charge trapping center to improve the charge trapping efficiency, and furthermore, to improve the endurance and reliability of the NROM.Type: GrantFiled: May 10, 2001Date of Patent: April 15, 2003Assignee: Macronix International Co. Ltd.Inventors: Kent Kuohua Chang, Uway Tseng
-
Patent number: 6531350Abstract: Presented in this invention is a fabricating method and its array organization for a high-density twin MONOS memory device integrating a twin MONOS memory cell array and CMOS logic device circuit. The invention consists of two fabrication methods, i) Simultaneous definition of memory gate and logic gate, thus improving the process integration scheme for easier and more reliable fabrication. ii) Bit line crosses word gate and control gate. The invention focuses on lowering parasitic sheet resistances to enable high speed while maintaining low manufacturing cost. The twin MONOS cell stores memory in two nitride memory cell elements underlying two shared control gates on both sidewalls of a select gate. The method is applicable to a device with a flat channel and/or a device having a step channel. Two embodiments of the present invention are disclosed.Type: GrantFiled: November 21, 2001Date of Patent: March 11, 2003Assignee: Halo, Inc.Inventors: Kimihiro Satoh, Seiki Ogura, Tomoya Saito
-
Patent number: 6528341Abstract: A method of forming a silicon oxynitride antireflection film which is noncontaminating with respect to deep-ultraviolet photoresists (DUV photoresists) on each of a series of silicon semiconductor substrates successively introduced into the same reactor chamber includes a step of plasma-enhanced chemical vapor deposition (PECVD) of a silicon oxynitride antireflection film and treatment of the antireflection film with an oxygen plasma. The reactor chamber is cleaned before the successive introduction of each of the substrates by purging the reactor chamber using an oxygen-free gas plasma and then depositing a silicon oxynitride blanket by plasma-enhanced chemical vapor deposition using precursor gases.Type: GrantFiled: July 18, 2001Date of Patent: March 4, 2003Assignee: France TélécomInventors: Patrick Schiavone, Frédéric Gaillard
-
Patent number: 6486029Abstract: A process for fabricating a memory cell in a two-bit EEPROM device, the process includes forming an ONO layer overlying a semiconductor substrate, depositing a hard mask overlying the ONO layer, and patterning the hard mask. Preferably, the hard mask includes a material selected from the group consisting of tungsten, titanium, titanium nitride, polysilicon, silicon, silicon nitride, silicon oxi-nitride, and silicon rich nitride. In one preferred embodiment, the process further includes implanting the semiconductor substrate with a p-type dopant at an angle substantially normal to the principal surface of the semiconductor substrate and annealing the semiconductor substrate upon implanting the semiconductor substrate with a p-type dopant. In one preferred embodiment, the process further includes implanting the semiconductor substrate with an n-type dopant.Type: GrantFiled: July 28, 2000Date of Patent: November 26, 2002Assignee: Advanced Micro Devices, Inc.Inventors: David K. Foote, Bharath Rangarajan, Stephan K. Park, Fei Wang, Dawn M. Hopper, Jack Thomas, Mark Chang, Mark Ramsbey
-
Publication number: 20020168818Abstract: A method of forming a split gate EEPROM memory cell which has exclusively a thermally-grown oxide separating a side of a floating gate from an opposing side of a control gate, and separating the control gate from the underlying substrate. The method includes the steps of forming a doped polysilicon floating gate over a first portion of a channel, forming an oxide-nitride-oxide (ONO) dielectric over the doped polysilicon floating gate, oxidizing a side of the doped polysilicon floating gate to form a thermally-grown silicon dioxide (SiO2) dielectric, and forming a control gate over a second portion of the channel, wherein the thermally-grown silicon dioxide (SiO2) dielectric is interposed between the floating gate and the control gate. An alternative implementation of a method adds another silicon nitride layer on top of the ONO dielectric to protect the underlying oxide from a cleaning process.Type: ApplicationFiled: May 14, 2001Publication date: November 14, 2002Inventor: Albert Bergemont
-
Publication number: 20020163062Abstract: A structure/method for reducing the stress between a dielectric, passivation layer and a metallic structure comprising coating the metallic structure with a low stress modulus buffer material, and forming the dielectric passivation layer covering the low stress modulus buffer material. The low stress modulus buffer material is composed of a layer of a polymeric material selected from at least one of the group consisting of a hydrogen/alkane SQ (SilsesQuioxane) resin, polyimide, and a polymer resin. The dielectric, passivation layer is composed of at least one layer of a material selected from at least one of the group consisting of silicon oxide and silicon nitride. A protective layer is formed over the dielectric, passivation layer. The low stress modulus buffer material has a thermal coefficient of expansion between that of the metallic structure and that of the dielectric passivation layer.Type: ApplicationFiled: February 26, 2001Publication date: November 7, 2002Applicant: International Business Machines CorporationInventors: Ping-Chuan Wang, Robert Daniel Edwards, John C. Malinowski, Vidhya Ramachandran, Steffen Kaldor
-
Patent number: 6458661Abstract: A method of forming a nitride read only memory (NROM) is disclosed. On the present invention's method of forming the NROM, firstly one or a plurality of isolated layers are formed to cover the oxide/nitride/oxide (ONO) structure and the gate, and the silicon nitride (SiNx) spacer is formed to protect the NROM cell. If the silicon nitride spacer contacts with the gate directly, the threshold voltage of the NROM device will increase, therefore the present invention uses one or a plurality of the isolated layers composed of the silicon oxides (SiOy) to isolate the NROM device and the silicon nitride spacer. It not only can protect the NROM device, but also can avoid side effects resulting from the use of the silicon nitride spacer and inducing the leakage current between the devices.Type: GrantFiled: June 18, 2001Date of Patent: October 1, 2002Assignee: Macronix International Co., Ltd.Inventor: Jiann-Long Sung
-
Patent number: 6458677Abstract: A process for fabricating an ONO floating-gate electrode in a two-bit EEPROM device includes the sequential formation of a first silicon oxide layer, a silicon nitride layer and a second silicon oxide layer using an in-situ deposition process in which the silicon nitride layer is not exposed to ambient atmosphere prior to the formation of the top oxide layer. To avoid exposure to ambient atmosphere, the first silicon oxide layer, the silicon nitride layer and the second silicon oxide layer are sequentially formed using either a PECVD or a SACVD process.Type: GrantFiled: October 25, 1999Date of Patent: October 1, 2002Assignee: Advanced Micro Devices, Inc.Inventors: Dawn M. Hopper, David K. Foote, Bharath Rangarajan
-
Patent number: 6458642Abstract: A method of fabricating a SONOS device, in which a first silicon oxide layer, a trapping layer, and a second silicon oxide layer are formed on the substrate. Then, a mask pattern is formed over the substrate to serve as a mask in the implantation process for forming the buried bit-lines. Afterward, a portion of the mask pattern is removed to increase the gap size of the mask pattern, then a pocket ion implantation is performed to form a pocket doped region at the periphery of the buried bit-line by using the mask pattern as a mask. Subsequently, the mask pattern is removed and a thermal process is conducted using the trapping layer as a mask to form a buried bit-line oxide layer. A word-line is subsequently formed over the substrate.Type: GrantFiled: November 20, 2001Date of Patent: October 1, 2002Assignee: Macronix International Co., Ltd.Inventors: Yen-hung Yeh, Tso-Hung Fan, Mu Yi Liu, Kwang Yang Chan, Tao-Cheng Lu
-
Patent number: 6458656Abstract: A process for fabricating a memory cell in a two-bit EEPROM device, the process includes forming an ONO layer overlying a semiconductor substrate, depositing a resist mask overlying the ONO layer, patterning the resist mask, implanting the semiconductor substrate with an n-type dopant, wherein the resist mask is used as an ion implant mask, and performing a resist flow operation on the semiconductor substrate after implanting the semiconductor substrate with an n-type dopant. In one preferred embodiment, the resist flow operation on the semiconductor substrate includes baking the semiconductor substrate in an oven at about 100° C. to about 300° C. for about 5 minutes to about 30 minutes to thin down the resist mask and cause the edges of the resist mask to become rounded.Type: GrantFiled: July 28, 2000Date of Patent: October 1, 2002Assignee: Advanced Micro Devices, Inc.Inventors: Stephen K. Park, George Jon Kluth, Bharath Rangarajan
-
Patent number: 6440797Abstract: A method for fabricating a SONOS device having a buried bit-line including the steps of: providing a semiconductor substrate having an ONO structure overlying the semiconductor substrate; forming a nitride barrier layer on the ONO structure to form a four-layer stack; forming a patterned photoresist layer on the nitride barrier layer; implanting As or P ions through the four-layer stack to form a bit-line buried under the ONO structure; stripping the photoresist layer and cleaning an upper surface of the four-layer stack; and consolidating the four-layer stack by applying an oxidation cycle. The invention further relates to a SONOS-type device including the nitride barrier layer.Type: GrantFiled: September 28, 2001Date of Patent: August 27, 2002Assignee: Advanced Micro Devices, Inc.Inventors: Yider Wu, Jean Yee-Mei Yang, Mark Ramsbey, Emmanuel H. Lingunis, Yu Sun
-
Patent number: 6432778Abstract: An ONO dielectric layer is formed on the surface of a substrate, and then a plurality of bit lines are formed in the substrate by utilizing a photolithography and an ion implantation process. Thereafter the ONO dielectric layer in the periphery area is removed and the threshold voltage of the periphery transistor is adjusted. After the ONO dielectric layer in the read only memory area is removed, and a buried drain oxide layer and a plurality of gate oxide layers are formed atop each bit line and the surface of each device respectively. Then each word line in the memory area and each gate of each periphery transistor in the periphery area is formed so as to simultaneously form at least a nitride read only memory in the nitride read only memory area and a high, low threshold voltage device in the read only memory area. Finally the threshold voltage of the high threshold voltage device is adjusted by utilizing a ROM code implantation process.Type: GrantFiled: August 7, 2001Date of Patent: August 13, 2002Assignee: Macronix International Co. Ltd.Inventors: Erh-Kun Lai, Ying-Tso Chen, Chien-Hung Liu, Shyi-Shuh Pan, Shou-Wei Huang
-
Patent number: 6406960Abstract: A process for fabricating an ONO layer in a non-volatile memory device including the steps of forming a first silicon oxide layer, a silicon-rich silicon nitride layer and a second silicon oxide layer. The silicon-rich silicon nitride layer is formed by either a PECVD process, an LPCVD, or an RTCVD process. The silicon-rich silicon nitride layer effectively holds electrical charge making the ONO layer particularly useful as a floating gate electrode in a two-bit EEPROM device.Type: GrantFiled: October 25, 1999Date of Patent: June 18, 2002Assignee: Advanced Micro Devices, Inc.Inventors: Dawn M. Hopper, David K. Foote, Bharath Rangarajan, Arvind Halliyal
-
Patent number: 6395654Abstract: A gate structure for an ONO flash memory device includes a first layer of silicon oxide on top of a semiconductor substrate, a second layer of silicon oxide, a layer of silicon nitride sandwiched between the two silicon oxide layers, and a control gate on top of the second layer of silicon oxide. Nitrogen is implanted into the first layer of silicon oxide and then the semiconductor structure is heated using a rapid thermal tool to anneal out the implant damage and to diffuse the implanted nitrogen to the substrate and silicon oxide interface to cause SiN bonds to be formed at that interface. The SiN bonds are desirable because they improve the bonding strength at the interface and the nitrogen remaining in the silicon oxide layer increases the oxide bulk reliability.Type: GrantFiled: August 25, 2000Date of Patent: May 28, 2002Assignees: Advanced Micro Devices, Inc., Fujitsu LimitedInventors: Jean Yang, Yider Wu, Hidehiko Shiraiwa, Mark Ramsbey
-
Patent number: 6380096Abstract: An integrated in situ oxide etch process particularly useful for a counterbore dual-damascene structure over copper having in one inter-layer dielectric level a lower nitride stop layer, a lower oxide dielectric, a lower nitride stop layer, an upper oxide dielectric layer, and an anti-reflective coating (ARC). The process is divided into a counterbore etch and a trench etch with photolithography for each, and each step is preferably performed in a high-density plasma reactor having an inductively coupled plasma source primarily generating the plasma and a capacitively coupled pedestal supporting the wafer and producing the bias power. The counterbore etch preferably includes at least four substeps of opening the ARC, etching through the upper oxide and nitride layers, selectively etching the lower oxide layer but stopping on the lower nitride layer, and a post-etch treatment for removing residue.Type: GrantFiled: November 30, 1998Date of Patent: April 30, 2002Assignee: Applied Materials, Inc.Inventors: Hoiman Hung, Joseph P Caulfield, Sum-Yee Betty Tang, Jian Ding, Tianzong Xu
-
Patent number: 6372661Abstract: A method of fabricating a CVD low-k SiOCN material. The first embodiment comprising the following steps. MeSiH3, N2O, and N2 are reacted at a molar ratio of from about 1:5:10 to 1:10:15, at a plasma power from about 0 to 400 W to deposit a final deposited film. The final deposited film is treated to stabilize the final deposited film to form a CVD low-k SiOCN material. The second embodiment comprising the following steps. A starting mixture of MeSiH3, SiH4, N2O, and N2 is reacted at a molar ratio of from about 1:1:5:10 to 1:5:10:15, in a plasma in a helium carrier gas at a plasma power from about 0 to 400 W to deposit a CVD low-k SiOCN material.Type: GrantFiled: July 14, 2000Date of Patent: April 16, 2002Assignee: Taiwan Semiconductor Manufacturing CompanyInventors: Cheng Chung Lin, Shwang Ming Jeng, Lain Jong Li
-
Patent number: 6368919Abstract: A dielectric insulating composite for insulating a floating gate from a control gate in a non-volatile memory is described. A material, such as an undoped polysilicon, amorphous silicon, or amorphous polysilicon or a silicon rich nitride, is inserted in the gate structure. The oxide film that results from the oxidation of these films is relatively free from impurities. As a result, charge leakage between the floating gate and control gate is reduced.Type: GrantFiled: January 19, 1999Date of Patent: April 9, 2002Assignee: Micron Technology, Inc.Inventors: Michael Nuttall, Garry A. Mercaldi